Skip to content
View cjzjm100's full-sized avatar
Block or Report

Block or report cjzjm100

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. riscv-cores-list riscv-cores-list Public

    Forked from risclite/riscv-cores-list

    RISC-V Cores, SoC platforms and SoCs

  2. R8051 R8051 Public

    Forked from risclite/R8051

    8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

    Verilog

  3. ARM9-compatible-soft-CPU-core ARM9-compatible-soft-CPU-core Public

    Forked from risclite/ARM9-compatible-soft-CPU-core

    This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your F…

    Verilog

  4. SuperScalar-RISCV-CPU SuperScalar-RISCV-CPU Public

    Forked from risclite/SuperScalar-RISCV-CPU

    super-scalar out-of-order RV32IMC cpu core,4 DMIPS/MHz(best), 2 DMIPS/MHz(legal)

    SystemVerilog

  5. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog

  6. mips-cpu mips-cpu Public

    Forked from jmahler/mips-cpu

    MIPS CPU implemented in Verilog

    Verilog