This is a repository for the CPU I designed in ELEC 5200 Computer Architecture at Auurn Unversity in Fall 2018 using the Verilog HDL and Vivado Design Suite. I have also included project reports and the ISA explanation for each of the 14 instructions.
-
Notifications
You must be signed in to change notification settings - Fork 0
clkwrkunvrs/ELEC-5200-Computer-Architecture-CPU-Design
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
This is a repository containing the Verilog CPU Design files for the working processor I designed in Elec 5200. using the Verilog Hardware Description Language
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published