Skip to content

Commit

Permalink
adding PU TTbarLepton_13 (25214.0) and updating GEN-SIM
Browse files Browse the repository at this point in the history
  • Loading branch information
prebello committed Feb 8, 2017
1 parent 7ec5f31 commit c3e61cb
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 2 deletions.
1 change: 1 addition & 0 deletions Configuration/PyReleaseValidation/python/relval_pileup.py
Expand Up @@ -41,6 +41,7 @@
workflows[25207]=['',['NuGun_UP15','DIGIUP15_PU25','RECOUP15_PU25','HARVESTUP15_PU25']]
workflows[25208]=['',['SMS-T1tttt_mGl-1500_mLSP-100_13','DIGIUP15_PU25','RECOUP15_PU25','HARVESTUP15_PU25']]
workflows[25209]=['',['QCD_FlatPt_15_3000HS_13','DIGIUP15_PU25','RECOUP15_PU25','HARVESTUP15_PU25']]
workflows[25214]=['',['TTbarLepton_13','DIGIUP15_PU25','RECOUP15_PU25','HARVESTUP15_PU25']]

# LHE-based fullSim PU workflows
workflows[25210]=['',['TTbar012Jets_NLO_Mad_py8_Evt_13','DIGIUP15_PU25','RECOUP15_PU25','HARVESTUP15_PU25']]
Expand Down
4 changes: 2 additions & 2 deletions Configuration/PyReleaseValidation/python/relval_steps.py
Expand Up @@ -372,9 +372,9 @@ def identitySim(wf):
'CMSSW_6_2_0_pre8-PRE_ST62_V8_FastSim-v1', # 2 for fastsim id test
# 'CMSSW_7_1_0_pre5-START71_V1-v2', # 3 8 TeV , for the one sample which is part of the routine relval production (RelValZmumuJets_Pt_20_300, because of -v2)
# THIS ABOVE IS NOT USED, AT THE MOMENT
'CMSSW_8_1_0_pre9_Geant4102-81X_mcRun2_asymptotic_v2-v1', # 3 - 13 TeV samples with GEN-SIM from 810_p9 G4 10.2; also GEN-SIM-DIGI-RAW-HLTDEBUG for id tests
'CMSSW_9_0_0_pre4-90X_mcRun2_asymptotic_v1-v1', # 3 - 13 TeV samples with GEN-SIM from 810_p9 G4 10.2; also GEN-SIM-DIGI-RAW-HLTDEBUG for id tests
'CMSSW_7_3_0_pre1-PRE_LS172_V15_FastSim-v1', # 4 - fast sim GEN-SIM-DIGI-RAW-HLTDEBUG for id tests
'CMSSW_8_1_0_pre15-PU25ns_81X_mcRun2_asymptotic_v11-v1', # 5 - fullSim PU 25ns premix
'CMSSW_9_0_0_pre4-PU25ns_90X_mcRun2_asymptotic_v1-v1', # 5 - fullSim PU 25ns premix
'CMSSW_8_1_0_pre15-PU50ns_81X_mcRun2_startup_v12-v1', # 6 - fullSim PU 50ns premix
'CMSSW_9_0_0_pre4-90X_mcRun2_asymptotic_v1_FastSim-v1', # 7 - fastSim MinBias for mixing
'CMSSW_9_0_0_pre4-90X_mcRun2_asymptotic_v1_FastSim-v1',# 8 - fastSim premixed MinBias
Expand Down

0 comments on commit c3e61cb

Please sign in to comment.