

EFM32 Happy Gecko Family EFM32HG Data Sheet



The EFM32 Happy Gecko MCUs are the world's most energy-friendly microcontrollers.

The EFM32HG offers unmatched performance and ultra low power consumption in both active and sleep modes. EFM32HG devices consume as little as 0.6 μ A in Stop mode and 127 μ A/MHz in Run mode. It also features autonomous peripherals, high overall chip and analog integration, and the performance of the industry standard 32-bit ARM Cortex-M0+ processor, making it perfect for battery-powered systems and systems with high-performance, low-energy requirements.


EFM32HG applications include the following:

- · Energy, gas, water and smart metering
- · Health and fitness applications
- · Smart accessories

- · Alarm and security systems
- Industrial and home automation

KEY FEATURES

- · ARM Cortex-M0+ at 25 MHz
- · Ultra low power operation
 - 0.6 µA current in Stop (EM3), with brown-out detection and RAM retention
 - 51 µA/MHz in EM1
 - 127 μA/MHz in Run mode (EM0)
- Fast wake-up time of 2 μs
- · Hardware cryptography (AES)
- · Up to 64 kB of Flash and 8 kB of RAM



1. Feature List

- · ARM Cortex-M0+ CPU platform
 - High Performance 32-bit processor @ up to 25 MHz
 - · Wake-up Interrupt Controller
 - · SysTick System Timer
- · Flexible Energy Management System
 - 20 nA @ 3 V Shutoff Mode
 - 0.6 μA @ 3 V Stop Mode, including Power-on Reset, Brown-out Detector, RAM and CPU retention
 - 0.9 μA @ 3 V Deep Sleep Mode, including RTC with 32.768 kHz oscillator, Power-on Reset, Brown-out Detector, RAM and CPU retention
 - 51 μA/MHz @ 3 V Sleep Mode
 - 127 µA/MHz @ 3 V Run Mode, with code executed from flash
- 64/32 kB Flash
- 8/4 kB RAM
- · Up to 37 General Purpose I/O pins
 - · Configurable push-pull, open-drain, pull-up/down, input filter, drive strength
 - · Configurable peripheral I/O locations
 - · Up to 16 asynchronous external interrupts
 - · Output state retention and wake-up from Shutoff Mode
- · 6 Channel DMA Controller
- · 6 Channel Peripheral Reflex System (PRS) for autonomous inter-peripheral signaling
- · Hardware AES with 128-bit keys in 54 cycles
- · Timers/Counters
 - 3× 16-bit Timer/Counter
 - 3×3 Compare/Capture/PWM channels
 - · Dead-Time Insertion on TIMER0
 - · 1× 24-bit Real-Time Counter
 - 1× 16-bit Pulse Counter
 - Watchdog Timer with dedicated RC oscillator @ 50 nA
- · Communication interfaces
 - Up to 2× Universal Synchronous/Asynchronous Receiver/Transmitter
 - UART/SPI/SmartCard (ISO 7816)/IrDA/I2S
 - · Triple buffered full/half-duplex operation
 - · Low Energy UART
 - · Autonomous operation with DMA in Deep Sleep Mode
 - I²C Interface with SMBus support
 - · Address recognition in Stop Mode
 - · Low Energy Universal Serial Bus (USB) Device
 - Fully USB 2.0 compliant
 - · On-chip PHY and embedded 5V to 3.3V regulator
 - · Crystal-free operation
- · Ultra low power precision analog peripherals
 - 12-bit 1 Msamples/s Analog-to-Digital Converter
 - · 4 single-ended channels/2 differential channels
 - · On-chip temperature sensor
 - · Current Digital-to-Analog Converter
 - Selectable current range between 0.05 and 64 μA
 - 1× Analog Comparator
 - · Capacitive sensing with up to 5 inputs
 - · Supply Voltage Comparator
- Ultra efficient Power-on Reset and Brown-Out Detector

- · Debug Interface
 - 2-pin Serial Wire Debug interface
 - Micro Trace Buffer (MTB)
- Pre-Programmed USB/UART Bootloader
- Temperature range -40 to 85 °C (EFM32HGxxxFxx) or -40 to 105 °C (EFM32HGxxxFxxN)
- Single power supply 1.98 to 3.8 V
- · Packages:
 - CSP36 (3×3 mm)
 - QFN24 (5×5 mm)
 - QFN32 (6×6 mm)
 - TQFP48 (7×7 mm)

2. Ordering Information

The following table shows the available EFM32HG devices.

Table 2.1. Ordering Information

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (°C)	Package
EFM32HG108F32G-C-QFN24	32	4	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG108F64G-C-QFN24	64	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG110F32G-C-QFN24	32	4	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG110F64G-C-QFN24	64	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG210F32G-C-QFN32	32	4	25	1.98 - 3.8	-40 - 85	QFN32
EFM32HG210F64G-C-QFN32	64	8	25	1.98 - 3.8	-40 - 85	QFN32
EFM32HG222F32G-C-QFP48	32	4	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG222F64G-C-QFP48	64	8	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG308F32G-C-QFN24	32	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG308F64G-C-QFN24	64	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG309F32G-C-QFN24	32	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG309F64G-C-QFN24	64	8	25	1.98 - 3.8	-40 - 85	QFN24
EFM32HG310F32G-C-QFN32	32	8	25	1.98 - 3.8	-40 - 85	QFN32
EFM32HG310F64G-C-QFN32	64	8	25	1.98 - 3.8	-40 - 85	QFN32
EFM32HG321F32G-C-QFP48	32	8	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG321F64G-C-QFP48	64	8	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG322F32G-C-QFP48	32	8	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG322F64G-C-QFP48	64	8	25	1.98 - 3.8	-40 - 85	TQFP48
EFM32HG350F32G-C-CSP36	32	8	25	1.98 - 3.8	-40 - 85	CSP36
EFM32HG350F64G-C-CSP36	64	8	25	1.98 - 3.8	-40 - 85	CSP36
EFM32HG108F32N-C-QFN24	32	4	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG108F64N-C-QFN24	64	8	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG110F32N-C-QFN24	32	4	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG110F64N-C-QFN24	64	8	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG210F32N-C-QFN32	32	4	25	1.98 - 3.8	-40 - 105	QFN32
EFM32HG210F64N-C-QFN32	64	8	25	1.98 - 3.8	-40 - 105	QFN32
EFM32HG222F32N-C-QFP48	32	4	25	1.98 - 3.8	-40 - 105	TQFP48
EFM32HG222F64N-C-QFP48	64	8	25	1.98 - 3.8	-40 - 105	TQFP48
EFM32HG308F32N-C-QFN24	32	8	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG308F64N-C-QFN24	64	8	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG309F32N-C-QFN24	32	8	25	1.98 - 3.8	-40 - 105	QFN24
EFM32HG309F64N-C-QFN24	64	8	25	1.98 - 3.8	-40 - 105	QFN24

Ordering Code	Flash (kB)	RAM (kB)	Max Speed (MHz)	Supply Voltage (V)	Temperature (°C)	Package
EFM32HG310F32N-C-QFN32	32	8	25	1.98 - 3.8	-40 - 105	QFN32
EFM32HG310F64N-C-QFN32	64	8	25	1.98 - 3.8	-40 - 105	QFN32
EFM32HG321F32N-C-QFP48	32	8	25	1.98 - 3.8	-40 - 105	TQFP48
EFM32HG321F64N-C-QFP48	64	8	25	1.98 - 3.8	-40 - 105	TQFP48
EFM32HG322F32N-C-QFP48	32	8	25	1.98 - 3.8	-40 - 105	TQFP48
EFM32HG322F64N-C-QFP48	64	8	25	1.98 - 3.8	-40 - 105	TQFP48




Figure 2.1. Ordering Code Decoder

 $Adding \ the \ suffix \ 'R' \ to \ the \ part \ number \ (e.g. \ EFM32HG322F64-C-QFP48R) \ denotes \ tape \ and \ reel.$

Adding 'G' or 'N' after the memory size (e.g. EFM32HG322F64N-C-QFP48) denotes temperature grade.

Visit http://www.silabs.com for information on global distributors and representatives.

Table of Contents

1.	Feature List	. 2
2.	Ordering Information	. 4
3.	System Summary	10
	3.1 System Introduction	
	3.1.1 ARM Cortex-M0+ Core	.10
	3.1.2 Debug Interface (DBG)	
	3.1.3 Memory System Controller (MSC)	
	3.1.4 Direct Memory Access Controller (DMA)	.11
	3.1.5 Reset Management Unit (RMU)	.11
	3.1.6 Energy Management Unit (EMU)	.11
	3.1.7 Clock Management Unit (CMU)	.11
	3.1.8 Watchdog (WDOG)	
	3.1.9 Peripheral Reflex System (PRS)	.11
	3.1.10 Low Energy USB	.11
	3.1.11 Inter-Integrated Circuit Interface (I2C)	.11
	3.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)	.11
	3.1.13 Pre-Programmed USB/UART Bootloader	
	3.1.14 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)	.12
	3.1.15 Timer/Counter (TIMER)	.12
	3.1.16 Real Time Counter (RTC)	.12
	3.1.17 Pulse Counter (PCNT)	.12
	3.1.18 Analog Comparator (ACMP)	.12
	3.1.19 Voltage Comparator (VCMP)	.12
	3.1.20 Analog to Digital Converter (ADC)	.12
	3.1.21 Current Digital to Analog Converter (IDAC)	.12
	3.1.22 Advanced Encryption Standard Accelerator (AES)	.12
	3.1.23 General Purpose Input/Output (GPIO)	.12
	3.2 Configuration Summary	13
	3.2.1 EFM32HG108	
	3.2.2 EFM32HG110	
	3.2.3 EFM32HG210	
	3.2.4 EFM32HG222	
	3.2.5 EFM32HG308	
	3.2.6 EFM32HG309	
	3.2.7 EFM32HG310	
	3.2.8 EFM32HG321	
	3.2.9 EFM32HG322	
	3.2.10 EFM32HG350	
	3.3 Memory Map	
1	Electrical Characteristics	
ᅻ.		
	4.1 Test Conditions	
	4.1.1 Typical Values	
	4.1.2 Minimum and Maximum Values	.25

	4.2 Absolute Maximum Ratings															.25
	4.3 General Operating Conditions .															.25
	4.4 Thermal Characteristics															.26
	4.5 Current Consumption															.27
	4.5.1 EM0 Current Consumption															.30
	4.5.2 EM1 Current Consumption															.33
	4.5.3 EM2 Current Consumption															
	4.5.4 EM3 Current Consumption															
	4.5.5 EM4 Current Consumption									•	•		•	•	•	.36
	4.6 Transition between Energy Mode	es														.37
	4.7 Power Management						-	-								.37
	4.8 Flash															.38
	4.9 General Purpose Input Output.															.39
	4.10 Oscillators															.47
	4.10.1 LFXO															.47
	4.10.2 HFXO															
	4.10.3 LFRCO															
	4.10.4 HFRCO															
	4.10.5 AUXHFRCO															
	4.10.6 USHFRCO															
	4.10.7 ULFRCO															
	4.11 Analog Digital Converter (ADC)															
	4.11.1 Typical Performance															
	4.12 Current Digital Analog Converte															
	4.13 Analog Comparator (ACMP) .									•	•			•		.74
	4.14 Voltage Comparator (VCMP).															.76
	4.15 I2C															.77
	4.16 USB															.78
	4.17 Digital Peripherals															.79
5.	Pin Definitions															80
	5.1 EFM32HG108 (QFN24)															81
	5.1.1 Pinout															
	5.1.2 Alternate Functionality Pinou															
	5.1.3 GPIO Pinout Overview															
	5.2 EFM32HG110 (QFN24)															.87
	5.2.1 Pinout															.87
	5.2.2 Alternate Functionality Pinou															
	5.2.3 GPIO Pinout Overview						•									.92
	5.3 EFM32HG210 (QFN32)															.93
	5.3.1 Pinout															.93
	5.3.2 Alternate Functionality Pinou															
	5.3.3 GPIO Pinout Overview															.98

5.4	FM32HG222 (TQFP48)	99
5.	1 Pinout	99
	2 Alternate Functionality Pinout	
5.	3 GPIO Pinout Overview)5
	FM32HG308 (QFN24)	
	1 Pinout	
	2 Alternate Functionality Pinout	
	3 GPIO Pinout Overview	
	FM32HG309 (QFN24) . .	
_	2 Alternate Functionality Pinout	
	3 GPIO Pinout Overview	
	FM32HG310 (QFN32)	
	1 Pinout	
	2 Alternate Functionality Pinout	
5.	3 GPIO Pinout Overview	23
	FM32HG321 (TQFP48)	
_	1 Pinout	
	2 Alternate Functionality Pinout	
	FM32HG322 (TQFP48)	
	1 Pinout	
	2 Alternate Functionality Pinout	
	3 GPIO Pinout Overview	
5.10	EFM32HG350 (CSP36)	38
5.	0.1 Pinout	38
	0.2 Alternate Functionality Pinout	
5.	0.3 GPIO Pinout Overview	13
6. CSF	6 Package Specifications........................14	14
6.1	SP36 Package Dimensions	14
6.2	SP36 PCB Layout	1 6
6.3	SP36 Chip Marking	19
6.4	SP36 Environmental	19
7. QFI	24 Package Specifications.15	50
	FN24 Package Dimensions15	
	FN24 PCB Layout	
	FN24 Package Marking	
	S2 Package Specifications	
	FN32 Package Dimensions	
	FN32 PCB Layout	
8.3	FN32 Package Marking	57
9 TOF	018 Package Specifications	:0

11	l. Re	vision History. 	34
	10.3	Errata	33
	10.2	Soldering Information	33
	10.1	Chip Revision	33
10). Ch	ip Revision, Solder Information, Errata	33
	9.3	TQFP48 Package Marking16	32
	9.2	TQFP48 PCB Layout	30
	9.1	TQFP48 Package Dimensions	58

3. System Summary

3.1 System Introduction

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M0+, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32HG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32HG devices. For a complete feature set and in-depth information on the modules, refer to the EFM32HG Reference Manual.

A block diagram of the EFM32HG is shown in the following figure.




Figure 3.1. Block Diagram

3.1.1 ARM Cortex-M0+ Core

The ARM Cortex-M0+ includes a 32-bit RISC processor which can achieve as much as 0.9 Dhrystone MIPS/MHz. A wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep is included as well. The EFM32 implementation of the Cortex-M0+ is described in detail in ARM Cortex-M0+ Devices Generic User Guide.

3.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and a Micro Trace Buffer (MTB) for data/instruction tracing.

3.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32HG microcontroller. The flash memory is readable and writable from both the Cortex-M0+ and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

3.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA controller licensed from ARM.

3.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32HG.

3.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32HG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

3.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32HG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

3.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

3.1.9 Peripheral Reflex System (PRS)

The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

3.1.10 Low Energy USB

The unique Low Energy USB peripheral provides a full-speed USB 2.0 compliant device controller and PHY with ultra-low current consumption. The device supports both full-speed (12 MBit/s) and low speed (1.5 MBit/s) operation, and includes a dedicated USB oscillator with clock recovery mechanism for crystal-free operation. No external components are required. The Low Energy Mode ensures the current consumption is optimized and enables USB communication on a strict power budget. The USB device includes an internal dedicated descriptor-based Scatter/Gather DMA and supports up to 3 OUT endpoints and 3 IN endpoints, in addition to endpoint 0. The on-chip PHY includes software controllable pull-up and pull-down resistors.

3.1.11 Inter-Integrated Circuit Interface (I2C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fastmode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

3.1.12 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 Smart-Cards, IrDA, and I2S devices.

3.1.13 Pre-Programmed USB/UART Bootloader

The bootloader presented in application note, AN0042: USB/UART Bootloader, is pre-programmed in the device at factory. The bootloader enables users to program the EFM32 through a UART or a USB CDC class virtual UART without the need for a debugger. The autobaud feature, interface, and commands are described further in the application note.

3.1.14 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/ s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

3.1.15 Timer/Counter (TIMER)

The 16-bit general purpose timer has three compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMER0 also includes a Dead-Time Insertion module suitable for motor control applications.

3.1.16 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also available in EM2. This makes it ideal for keeping track of time since the RTC is enabled in EM2 where most of the device is powered down.

3.1.17 Pulse Counter (PCNT)

The Pulse Counter (PCNT) can be used for counting pulses on a single input or to decode quadrature encoded inputs. It runs off either the internal LFACLK or the PCNTn S0IN pin as external clock source. The module may operate in energy mode EM0 - EM3.

3.1.18 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs can either be one of the selectable internal references or from external pins. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

3.1.19 Voltage Comparator (VCMP)

The Voltage Supply Comparator is used to monitor the supply voltage from software. An interrupt can be generated when the supply falls below or rises above a programmable threshold. Response time and thereby also the current consumption can be configured by altering the current supply to the comparator.

3.1.20 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to one million samples per second. The integrated input mux can select inputs from 4 external pins and 6 internal signals.

3.1.21 Current Digital to Analog Converter (IDAC)

The current digital to analog converter can source or sink a configurable constant current, which can be output on, or sinked from pin or ADC. The current is configurable with several ranges of various step sizes.

3.1.22 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

3.1.23 General Purpose Input/Output (GPIO)

In the EFM32HG, there are up to 37 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

3.2 Configuration Summary

3.2.1 EFM32HG108

The features of the EFM32HG108 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.1. EFM32HG108 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
GPIO	17 pins	Available pins are shown in 5.1.3 GPIO Pinout Overview

3.2.2 EFM32HG110

The features of the EFM32HG110 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.2. EFM32HG110 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:6], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	17 pins	Available pins are shown in 5.2.3 GPIO Pinout Overview

3.2.3 EFM32HG210

The features of the EFM32HG210 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.3. EFM32HG210 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	24 pins	Available pins are shown in 5.3.3 GPIO Pinout Overview

3.2.4 EFM32HG222

The features of the EFM32HG222 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.4. EFM32HG222 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[4:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	37 pins	Available pins are shown in 5.4.3 GPIO Pinout Overview

3.2.5 EFM32HG308

The features of the EFM32HG308 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.5. EFM32HG308 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
CMU	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
GPIO	15 pins	Available pins are shown in 5.5.3 GPIO Pinout Overview

3.2.6 EFM32HG309

The features of the EFM32HG309 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.6. EFM32HG309 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	ADC0_CH[1:0]
ADC0	Full configuration	ADC0_CH[9:8]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	15 pins	Available pins are shown in 5.6.3 GPIO Pinout Overview

3.2.7 EFM32HG310

The features of the EFM32HG310 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.7. EFM32HG310 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:5], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	22 pins	Available pins are shown in 5.7.3 GPIO Pinout Overview

3.2.8 EFM32HG321

The features of the EFM32HG321 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.8. EFM32HG321 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[4:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
GPIO	35 pins	Available pins are shown in 5.8.3 GPIO Pinout Overview

3.2.9 EFM32HG322

The features of the EFM32HG322 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.9. EFM32HG322 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[4:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:4], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	35 pins	Available pins are shown in 5.9.3 GPIO Pinout Overview

3.2.10 EFM32HG350

The features of the EFM32HG350 is a subset of the feature set described in the EFM32HG Reference Manual. The following table describes device specific implementation of the features.

Table 3.10. EFM32HG350 Configuration Summary

Module	Configuration	Pin Connections
Cortex-M0+	Full configuration	NA
DBG	Full configuration	DBG_SWCLK, DBG_SWDIO
MSC	Full configuration	NA
DMA	Full configuration	NA
RMU	Full configuration	NA
EMU	Full configuration	NA
СМИ	Full configuration	CMU_OUT0, CMU_OUT1
WDOG	Full configuration	NA
PRS	Full configuration	NA
USB	Full configuration	USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP
I2C0	Full configuration	I2C0_SDA, I2C0_SCL
USART0	Full configuration with IrDA and I2S	US0_TX, US0_RX. US0_CLK, US0_CS
USART1	Full configuration with IrDA and I2S	US1_TX, US1_RX, US1_CLK, US1_CS
LEUART0	Full configuration	LEU0_TX, LEU0_RX
TIMER0	Full configuration with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	Full configuration	TIM1_CC[2:0]
TIMER2	Full configuration	TIM2_CC[2:0]
RTC	Full configuration	NA
PCNT0	Full configuration, 16-bit count register	PCNT0_S[1:0]
ACMP0	Full configuration	ACMP0_CH[1:0], ACMP0_O
VCMP	Full configuration	NA
ADC0	Full configuration	ADC0_CH[7:5], ADC0_CH[1:0]
IDAC0	Full configuration	IDAC0_OUT
AES	Full configuration	NA
GPIO	22 pins	Available pins are shown in 5.10.3 GPIO Pinout Overview

3.3 Memory Map

The EFM32HG memory map is shown in the following figure, with RAM and Flash sizes for the largest memory configuration.




Figure 3.2. System Address Space with Core and Code Space Listing




Figure 3.3. System Address Space with Peripheral Listing

4. Electrical Characteristics

4.1 Test Conditions

4.1.1 Typical Values

The typical data are based on T_{AMB}=25°C and V_{DD}=3.0 V, as defined in 4.3 General Operating Conditions, unless otherwise specified.

4.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in 4.3 General Operating Conditions, unless otherwise specified.

4.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in the following table may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in 4.3 General Operating Conditions.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-40	_	150	°C
Maximum soldering temperature	T _S	Latest IPC/JEDEC J- STD-020 Standard	_	_	260	°C
External main supply voltage	V _{DDMAX}		0	_	3.8	V
Voltage on any I/O pin	V _{IOPIN}		-0.3	_	V _{DD} +0.3	V
Current per I/O pin (sink)	I _{IOMAX_SINK}		_	_	100	mA
Current per I/O pin (source)	IOMAX_SOURCE		_	_	-100	mA

4.3 General Operating Conditions

Table 4.2. General Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Ambient temperature range (EFM32HGxxxFxx only)	T _{AMB}	-40	_	85	°C
Ambient temperature range (EFM32HGxxxFxxN only)	T _{AMB}	-40	_	105	°C
Operating supply voltage	$V_{\rm DDOP}$	1.98	_	3.8	V
Internal APB clock frequency	f _{APB}	_	_	25	MHz
Internal AHB clock frequency	f _{AHB}	_	_	25	MHz

4.4 Thermal Characteristics

Table 4.3. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal resistance, Junction to Ambient	θ_{JA}	QFN24 Package, 4-Layer PCB, Air velocity = 0 m/s	_	25.8	_	°C/W
		QFN32 Package, 4-Layer PCB, Air velocity = 0 m/s	_	24.1	_	°C/W
		TQFP48 Package, 4-Layer PCB, Air velocity = 0 m/s	_	60.0	_	°C/W
Thermal resistance, Junction to Case	θ_{JC}	QFN24 Package, 4-Layer PCB, Air velocity = 0 m/s	_	20.7	_	°C/W
		QFN32 Package, 4-Layer PCB, Air velocity = 0 m/s	_	16.0	_	°C/W
		TQFP48 Package, 4-Layer PCB, Air velocity = 0 m/s	_	15.0	_	°C/W

4.5 Current Consumption

Table 4.4. Current Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
EM0 current. No prescaling. Running prime number calculation code from Flash.	I _{EM0}	24 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	148	158	μA/MHz	
non code from r lasti.		24 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	153	163	μA/MHz	
		24 MHz USHFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	161	172	μA/MHz	
		24 MHz USHFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	163	174	μA/MHz	
		24 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	127	137	μA/MHz	
		24 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	129	139	μA/MHz	
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	131	140	μA/MHz	
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	134	143	μA/MHz	
				14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	134	143
		14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	137	145	μA/MHz	
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	136	144	μA/MHz	
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	139	148	μA/MHz	
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	142	150	μA/MHz	
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	146	154	μΑ/MHz	
		1.2 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	184	196	µA/MHz	
		1.2 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	194	208	μA/MHz	

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
EM1 current	I _{EM1}	24 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	64	68	µA/MHz
		24 MHz HFXO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	67	71	μA/MHz
		24 MHz USHFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	85	91	μA/MHz
		24 MHz USHFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	86	92	µA/MHz
		24 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	51	55	μA/MHz
		24 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	52	56	µA/MHz
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	53	57	µA/MHz
		21 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	54	58	µA/MHz
		14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	56	59	µA/MHz
		14 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	57	61	µA/MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	58	61	µA/MHz
		11 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	59	63	µA/MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	64	68	μA/MHz
		6.6 MHz HFRCO, all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	67	71	µA/MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =25°C	_	106	114	μA/MHz
		1.2 MHz HFRCO. all peripheral clocks disabled, V _{DD} = 3.0 V, T _{AMB} =105°C	_	114	126	μA/MHz
EM2 current	I _{EM2}	EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =25°C	-	0.9	1.35	μА
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =85°C	_	1.6	3.50	μА
		EM2 current with RTC prescaled to 1 Hz, 32.768 kHz LFRCO, V _{DD} = 3.0 V, T _{AMB} =105°C, EFM32HGxxxFxxN only	_	1.6	8.00	μА

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
EM3 current I _{EM3}	I _{EM3}	EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), V _{DD} = 3.0 V, T _{AMB} =25°C	_	0.6	0.90	μA
		EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), V _{DD} = 3.0 V, T _{AMB} =85°C	_	1.2	2.65	μA
		EM3 current (ULFRCO enabled, LFRCO/LFXO disabled), V _{DD} = 3.0 V, T _{AMB} =105°C, EFM32HGxxxFxxN only	_	1.2	7.00	μА
EM4 current	I _{EM4}	V _{DD} = 3.0 V, T _{AMB} =25°C	_	0.02	0.035	μA
	V _{DD} = 3.0 V, T _{AMB} =85°C	_	0.18	0.480	μA	
		V _{DD} = 3.0 V, T _{AMB} =105°C, EFM32HGxxxFxxN only	_	0.18	1.500	μA

4.5.1 EM0 Current Consumption




Figure 4.1. EM0 Current Consumption while Executing Prime Number Calculation Code from Flash with all Peripheral Clocks
Disabled and HFRCO Running at 24 MHz




Figure 4.2. EM0 Current Consumption while Executing Prime Number Calculation Code from Flash with all Peripheral Clocks
Disabled and HFRCO Running at 21 MHz




Figure 4.3. EM0 Current Consumption while Executing Prime Number Calculation Code from Flash with all Peripheral Clocks
Disabled and HFRCO Running at 14 MHz




Figure 4.4. EM0 Current Consumption while Executing Prime Number Calculation Code from Flash with all Peripheral Clocks
Disabled and HFRCO Running at 11 MHz




Figure 4.5. EM0 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 6.6 MHz

4.5.2 EM1 Current Consumption




Figure 4.6. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 24 MHz




Figure 4.7. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 21 MHz




Figure 4.8. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 14 MHz




Figure 4.9. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 11 MHz




Figure 4.10. EM1 Current Consumption with all Peripheral Clocks Disabled and HFRCO Running at 6.6 MHz

4.5.3 EM2 Current Consumption




Figure 4.11. EM2 Current Consumption, RTC prescaled to 1 kHz, 32.768 kHz LFRCO

4.5.4 EM3 Current Consumption




Figure 4.12. EM3 Current Consumption

4.5.5 EM4 Current Consumption




Figure 4.13. EM4 Current Consumption

4.6 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 4.5. Energy Modes Transitions

Parameter	Symbol	Min	Тур	Max	Unit
Transition time from EM1 to EM0	t _{EM10}	_	0	_	HFCORECLK cycles
Transition time from EM2 to EM0	t _{EM20}	_	2	_	μs
Transition time from EM3 to EM0	t _{EM30}	_	2	_	μs
Transition time from EM4 to EM0	t _{EM40}	_	163	_	μs

4.7 Power Management

The EFM32HG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, *AN0002 EFM32 Hardware Design Considerations*.

Table 4.6. Power Management

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
BOD threshold on falling exter-	V _{BODextthr-}	EM0	1.74	_	1.96	V
nal supply voltage		EM2	1.71	1.86	1.98	V
BOD threshold on rising exter- nal supply voltage	V _{BODextthr+}		_	1.85	_	V
Delay from reset is released until program execution starts	t _{RESET}	Applies to Power-on Reset, Brown-out Reset and pin reset.	_	163	_	μs
Voltage regulator decoupling capacitor.	C _{DECOUPLE}	X5R capacitor recommended. Apply between DECOUPLE pin and GROUND	_	1	_	μF
USB voltage regulator out decoupling capacitor.	C _{USB_VREGO}	X5R capacitor recommended. Apply between USB_VREGO pin and GROUND	_	1	_	μF
USB voltage regulator in decoupling capacitor.	C _{USB_VREGI}	X5R capacitor recommended. Apply between USB_VREGI pin and GROUND	_	4.7	_	μF

4.8 Flash

Table 4.7. Flash

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC _{FLASH}		20000	_	_	cycles
Flash word write cycles between erase	WWC _{FLASH}		_	_	2 ¹	cycles
Flash data retention	RET _{FLASH}	T _{AMB} <150 °C	10000	_	_	h
		T _{AMB} <85 °C	10	_	_	years
		T _{AMB} <70 °C	20	_	_	years
Word (32-bit) programming time	t _{W_PROG}		20	_	_	μs
Page erase time ²	t _{PERASE}		20.7	22.0	24.8	ms
Device erase time ³	t _{DERASE}		41.8	45.0	49.2	ms
Erase current	I _{ERASE}		_	_	7 ⁴	mA
Write current	I _{WRITE}		_	_	7 ⁴	mA
Supply voltage during flash erase and write	V _{FLASH}		1.98	_	3.8	V

Note:

- 1. There is a maximum of two writes to the same word between each erase due to a physical limitation of the flash. No bit should be written to '0' more than once between erases. To write a word twice between erases, any bit written to '0' by the first write should be written to '1' by the second write. This preserves the specified flash write/erase endurance and does not change the '0' written by the first write.
- 2. From setting ERASEPAGE bit in MSC_WRITECMD to 1 to reading 1 in ERASE bit in MSC_IF. Internal setup and hold times for flash control signals are included.
- 3. From setting DEVICEERASE bit in AAP_CMD to 1 to reading 0 in ERASEBUSY bit in AAP_STATUS. Internal setup and hold times for flash control signals are included.
- 4. Measured at 25 °C.

4.9 General Purpose Input Output

Table 4.8. GPIO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V _{IOIL}		_	_	0.30×V _{DD}	V
Input high voltage	V _{IOIH}		0.70×V _{DD}	_	_	V
Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	V _{IOOH}	Sourcing 0.1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW- EST	_	0.80×V _{DD}	_	V
		Sourcing 0.1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW- EST	_	0.90×V _{DD}	_	V
		Sourcing 1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.85×V _{DD}	_	V
		Sourcing 1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.90×V _{DD}	_	V
		Sourcing 6 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.75×V _{DD}	_	_	V
		Sourcing 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	0.85×V _{DD}	_	_	V
		Sourcing 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.60×V _{DD}	_	_	V
		Sourcing 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	0.80×V _{DD}	_	_	V
Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)	V _{IOOL}	Sinking 0.1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW- EST	_	0.20×V _{DD}	_	٧
		Sinking 0.1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW- EST	_	0.10×V _{DD}	_	V
		Sinking 1 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.10×V _{DD}	_	V
		Sinking 1 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = LOW	_	0.05×V _{DD}	_	V
		Sinking 6 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	_	_	0.30×V _{DD}	V
		Sinking 6 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = STANDARD	_	_	0.20×V _{DD}	V
		Sinking 20 mA, V _{DD} =1.98 V, GPIO_Px_CTRL DRIVEMODE = HIGH	_	_	0.35×V _{DD}	V
		Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH	_	_	0.25×V _{DD}	V

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input leakage current	I _{IOLEAK}	High Impedance IO connected to GROUND or VDD, EFM32HGxxxFxx only	_	±0.1	±40	nA
		High Impedance IO connected to GROUND or VDD, EFM32HGxxxFxxN only		±0.1	±70	nA
I/O pin pull-up resistor	R _{PU}		_	40	_	kΩ
I/O pin pull-down resistor	R _{PD}		_	40	_	kΩ
Internal ESD series resistor	R _{IOESD}		_	200	_	Ω
Pulse width of pulses to be removed by the glitch suppression filter	t _{IO-} GLITCH		10	_	50	ns
Output fall time	t _{IOOF}	GPIO_Px_CTRL DRIVEMODE = LOW- EST and load capacitance C _L =12.5-25pF.	20+0.1×C _L	_	250	ns
		GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C _L =350-600pF	20+0.1×C _L	_	250	ns
I/O pin hysteresis (V _{IOTHR+} - V _{IOTHR-})	V _{IOHYST}	V _{DD} = 1.98 - 3.8 V	0.10×V _{DD}	_	_	V




Figure 4.14. Typical Low-Level Output Current, 2V Supply Voltage




Figure 4.15. Typical High-Level Output Current, 2 V Supply Voltage




Figure 4.16. Typical Low-Level Output Current, 3 V Supply Voltage




Figure 4.17. Typical High-Level Output Current, 3 V Supply Voltage




Figure 4.18. Typical Low-Level Output Current, 3.8 V Supply Voltage




Figure 4.19. Typical High-Level Output Current, 3.8 V Supply Voltage

4.10 Oscillators

4.10.1 LFXO

Table 4.9. LFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supported nominal crystal frequency	f _{LFXO}		_	32.768	_	kHz
Supported crystal equivalent series resistance (ESR)	ESR _{LFXO}		_	30	120	kΩ
Supported crystal external load range	C _{LFXOL}		5	_	25	pF
Current consumption for core and buffer after startup.	I _{LFXO}	ESR=30 k Ω , C _L =10 pF, LFXOBOOST in CMU_CTRL is 1	_	190	_	nA
Start- up time.	t _{LFXO}	ESR=30 kΩ, CL=10 pF, 40% - 60% duty cycle has been reached, LFXO-BOOST in CMU_CTRL is 1	_	1100	_	ms

For safe startup of a given crystal, the Configurator tool in Simplicity Studio contains a tool to help users configure both load capacitance and software settings for using the LFXO. For details regarding the crystal configuration, the reader is referred to application note *AN0016 EFM32 Oscillator Design Consideration*.

4.10.2 HFXO

Table 4.10. HFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supported nominal crystal Frequency	f _{HFXO}		4	_	25	MHz
Supported crystal equivalent	ESR _{HFXO}	Crystal frequency 25 MHz	_	30	100	Ω
series resistance (ESR)		Crystal frequency 4 MHz	_	400	1500	Ω
The transconductance of the HFXO input transistor at crystal startup	g _{mHFXO}	HFXOBOOST in CMU_CTRL equals 0b11	20	_	_	mS
Supported crystal external load range	C _{HFXOL}		5	_	25	pF
Current consumption for HFXO after startup	Інғхо	4 MHz: ESR=400 Ω, C _L =20 pF, HFXO-BOOST in CMU_CTRL equals 0b11	_	85	_	μA
		25 MHz: ESR=30 Ω, C _L =10 pF, HFXO-BOOST in CMU_CTRL equals 0b11	_	165	_	μА
Startup time	thexo	25 MHz: ESR=30 Ω, C _L =10 pF, HFXO-BOOST in CMU_CTRL equals 0b11	_	785	_	μs

4.10.3 LFRCO

Table 4.11. LFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency, V _{DD} = 3.0 V, T _{AMB} =25°C	f _{LFRCO}		31.3	32.768	34.3	kHz
Startup time not including software calibration	t _{LFRCO}		_	150	_	μs
Current consumption	I _{LFRCO}		_	361	492	nA
Frequency step for LSB change in TUNING value	TUNESTEP _{LFRCO}		_	202	_	Hz




Figure 4.20. Calibrated LFRCO Frequency vs Temperature and Supply Voltage

4.10.4 HFRCO

Table 4.12. HFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency, V _{DD} =	f _{HFRCO}	21 MHz frequency band	20.37	21.0	21.63	MHz
3.0 V, T _{AMB} =25°C		14 MHz frequency band	13.58	14.0	14.42	MHz
		11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40	6.60	6.80	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
Settling time after start-up	t _{HFRCO_settling}	f _{HFRCO} = 14 MHz	_	0.6	_	Cycles
Current consumption	I _{HFRCO}	f _{HFRCO} = 21 MHz	_	143	175	μA
		f _{HFRCO} = 14 MHz	_	113	140	μA
		f _{HFRCO} = 11 MHz	_	101	125	μA
		f _{HFRCO} = 6.6 MHz	_	84	105	μA
		f _{HFRCO} = 1.2 MHz	_	27	40	μA
Frequency step for LSB	TUNESTEPHERCO	21 MHz frequency band	_	52.8 ¹	_	kHz
change in TUNING value		14 MHz frequency band	_	36.9 ¹	_	kHz
		11 MHz frequency band	_	30.1 ¹	_	kHz
		7 MHz frequency band	_	18.0 ¹	_	kHz
		1 MHz frequency band	_	3.4	_	kHz

Note:

^{1.} The TUNING field in the CMU_HFRCOCTRL register may be used to adjust the HFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the HFRCO frequency at any arbitrary value between 7 MHz and 21 MHz across operating conditions.




Figure 4.21. Calibrated HFRCO 1 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.22. Calibrated HFRCO 7 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.23. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.24. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature




Figure 4.25. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature

4.10.5 AUXHFRCO

Table 4.13. AUXHFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency, V _{DD} = 3.0 V, T _{AMB} =25°C	f _{AUXHFRCO}	21 MHz frequency band	20.37	21.0	21.63	MHz
		14 MHz frequency band	13.58	14.0	14.42	MHz
		11 MHz frequency band	10.67	11.0	11.33	MHz
		7 MHz frequency band	6.40	6.60	6.80	MHz
		1 MHz frequency band	1.15	1.20	1.25	MHz
Settling time after start-up	t _{AUXHFRCO_settling}	f _{AUXHFRCO} = 14 MHz	_	0.6	_	Cycles
Frequency step for LSB	TUNE-	21 MHz frequency band	_	52.8	_	kHz
change in TUNING value	STEP _{AUXHFRCO}	14 MHz frequency band	_	36.9	_	kHz
		11 MHz frequency band		30.1	_	kHz
		7 MHz frequency band	_	18.0	_	kHz
		1 MHz frequency band	_	3.4	_	kHz

4.10.6 USHFRCO

Table 4.14. USHFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	fushfrco	No Clock Recovery, Full Temperature and Supply Range, 48 MHz band	47.10	48.00	48.90	MHz
		No Clock Recovery, Full Temperature and Supply Range, 24 MHz band	23.73	24.00	24.32	MHz
		No Clock Recovery, 25°C, 3.3V, 48 MHz band	47.50	48.00	48.50	MHz
		No Clock Recovery, 25°C, 3.3V, 24 MHz band	23.86	24.00	24.16	MHz
		USB Active with Clock Recovery, Full Temperature and Supply Range	47.88	48.00	48.12	MHz
Temperature coefficient	T _{CUSHFRCO}	3.3 V	_	0.0175	_	%/°C
Supply voltage coefficient	VC _{USHFRCO}	25°C	_	0.0045		%/V
Current consumption	I _{USHFRCO}	f _{USHFRCO} = 48 MHz	1.21	1.36	1.48	mA
		f _{USHFRCO} = 24 MHz	0.81	0.92	1.02	mA

4.10.7 ULFRCO

Table 4.15. ULFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f _{ULFRCO}	25°C, 3V	0.70	_	1.75	kHz
Temperature coefficient	TC _{ULFRCO}		_	0.05	_	%/°C
Supply voltage coefficient	VC _{ULFRCO}		_	-18.2	_	%/V

4.11 Analog Digital Converter (ADC)

Table 4.16. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ADCIN}	Single-ended	0	_	V _{REF}	V
		Differential	-V _{REF} /2	_	V _{REF} /2	V
Input range of external reference voltage, single-ended and differential	V _{ADCREFIN}		1.25	_	V _{DD}	V
Input range of external negative reference voltage on channel 7	V _{ADCREFIN_CH7}	See V _{ADCREFIN}	0	_	V _{DD} - 1.1	V
Input range of external positive reference voltage on channel 6	V _{ADCREFIN_CH6}	See V _{ADCREFIN}	0.625	_	V _{DD}	V
Common mode input range	VADCCMIN		0	_	V _{DD}	V
Input current	I _{ADCIN}	2 pF sampling capacitors	_	<100	_	nA
Analog input common mode rejection ratio	CMRR _{ADC}		_	65	_	dB
Average active current	I _{ADC}	1 Msamples/s, 12 bit, external reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	735 ¹	_	μА
		1 Msamples/s, 12 bit, internal 1.25V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	760 ¹	_	μА
		500 Ksamples/s, 12 bit, external reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	_	346 ¹	_	μА
		500 Ksamples/s, 12 bit, internal 1.25V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	_	354 ¹	_	μА
		10 kSamples/s, 12 bit, internal 1.25 V reference, WARMUP = 00b, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	52 ¹	_	μА
		10 kSamples/s, 12 bit, internal 1.25 V reference, WARMUP = 01b, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	50 ¹	_	μА
		10 kSamples/s, 12 bit, internal 1.25 V reference, WARMUP = 10b, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	54 ¹	_	μА
Current Consumption of internal voltage referene	I _{ADCREF}	Internal voltage reference	_	65	_	μA
Input capacitance	C _{ADCIN}		_	2	_	pF
Input ON resistance	R _{ADCIN}		300	_	800	Ω
Input RC filter resistance	R _{ADCFILT}		_	10	_	kΩ

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input RC filter/decoupling ca- pacitance	C _{ADCFILT}		_	250	_	fF
Input bias current	I _{ADCBIASIN}	VSS < VIN < VDD	-40	_	40	nA
Input offset current	I _{ADCOFFSETIN}	VSS < VIN < VDD	-40	_	40	nA
ADC Clock Frequency	f _{ADCCLK}	BIASPROG=0x747	_	_	7	MHz
		BIASPROG=0xF4B	_	_	13	MHz
Conversion time	t _{ADCCONV}	6-bit	7	_	_	ADCCLK Cycles
		8-bit	11	_	_	ADCCLK Cycles
		12-bit	13	_	_	ADCCLK Cycles
Acquisition time	t _{ADCACQ}	Programmable	1	_	256	ADCCLK Cycles
Required acquisition time for VDD/3 reference	t _{ADCACQVDD3}		2	_	_	μs
Startup time of reference gener-	t _{ADCSTART}	NORMAL mode	_	5	_	μs
ator and ADC core		KEEPADCWARM mode		1		μs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise Ratio (SNR)	SNR _{ADC}	1 MSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	59	_	dB
		1 MSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	63	_	dB
		1 MSamples/s, 12 bit, single- ended, V _{DD} reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	67	_	dB
		1 MSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	63	_	dB
		1 MSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	66	_	dB
		1 MSamples/s, 12 bit, differential, 5 V reference, ADC_CLK =13 MHz, BIASPROG = 0xF4B	_	66	_	dB
		1 MSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK= 13 MHz, BIASPROG =0xF4B	63	69	_	dB
		1 MSamples/s, 12 bit, differential, 2xV _{DD} reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	70	_	dB
		200 kSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	62	_	dB
		200 kSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	63	_	dB
		200 kSamples/s, 12 bit, single- ended, V _{DD} reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	67	_	dB
		200 kSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	63	_	dB
		200 kSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	66	_	dB
		200 kSamples/s, 12 bit, differential, 5 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	_	66	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise Ratio (SNR)	SNR _{ADC}	200 kSamples/s, 12 bit, differential, V _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	63	69	_	dB
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	_	70	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise And Distortion Ratio (SINAD)	SINAD _{ADC}	1 MSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	58	_	dB
		1 MSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	62	_	dB
		1 MSamples/s, 12 bit, single- ended, V _{DD} reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	66	_	dB
		1 MSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	63	_	dB
		1 MSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	66	_	dB
		1 MSamples/s, 12 bit, differential, 5 V reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	66	_	dB
		1 MSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	62	68	_	dB
		1 MSamples/s, 12 bit, differential, 2xV _{DD} reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	68	_	dB
		200 kSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	61	_	dB
		200 kSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	62	_	dB
		200 kSamples/s, 12 bit, single- ended, VDD reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	66	_	dB
		200 kSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	63	_	dB
		200 kSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	66	_	dB
		200 kSamples/s, 12 bit, differential, 5V reference, ADC_CLK= 7 MHz, BIASPROG = 0x747	_	66	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal-to-Noise And Distortion Ratio (SINAD)	tia	200 kSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	62	68	_	dB
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	69	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious-Free Dynamic Range (SFDR)	SFDR _{ADC}	1 MSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 13 MHz, BIASPROG = 0xF4B	_	75	_	dBc
		1 MSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	76	_	dBc
		1 MSamples/s, 12 bit, single- ended, V _{DD} reference, ADC_CLK = 13 MHz, BIA- SPROG = 0xF4B	_	76	_	dBc
		1 MSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	78	_	dBc
		1 MSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	_	77	_	dBc
		1 MSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK= 13 MHz, BIASPROG = 0xF4B	_	76	_	dBc
		1 MSamples/s, 12 bit, differential, 2xV _{DD} reference, ADC_CLK = 13 MHz, BIA-SPROG = 0xF4B	68	79	_	dBc
		1 MSamples/s, 12 bit, differential, 5 V reference, ADC_CLK =13 MHz, BIASPROG = 0xF4B	_	79	_	dBc
		200 kSamples/s, 12 bit, single- ended, internal 1.25 V refer- ence, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	75	_	dBc
		200 kSamples/s, 12 bit, single- ended, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	75	_	dBc
		200 kSamples/s, 12 bit, single- ended, V _{DD} reference, ADC_CLK = 7 MHz, BIA- SPROG = 0x747	_	76	_	dBc
		200 kSamples/s, 12 bit, differential, internal 1.25 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	79	_	dBc
		200 kSamples/s, 12 bit, differential, internal 2.5 V reference, ADC_CLK = 7 MHz, BIA-SPROG = 0x747	_	79	_	dBc
		200 kSamples/s, 12 bit, differential, 5 V reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	_	78	_	dBc

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious-Free Dynamic Range (SFDR)	SFDR _{ADC}	200 kSamples/s, 12 bit, differential, V _{DD} reference, ADC_CLK = 7 MHz, BIASPROG = 0x747	68	79	_	dBc
		200 kSamples/s, 12 bit, differential, 2xV _{DD} reference,ADC_CLK = 7 MHz, BIASPROG = 0x747	_	79	_	dBc
Offset voltage	VADCOFFSET	After calibration, single-ended	_	0.3	_	mV
		After calibration, differential	-4	0.3	4	mV
Thermometer output gradient	TGRAD _{ADCTH}		_	-1.92	_	mV/°C
			_	-6.3	_	ADC Co- des/°C
Differential non-linearity (DNL)	DNL _{ADC}	V _{DD} = 3.0 V, external 2.5V reference	-1	±0.7	4	LSB
Integral non-linearity (INL), End point method	INL _{ADC}	V _{DD} = 3.0 V, external 2.5V reference	_	±1.6	±3	LSB
Missing codes	MC _{ADC}	V _{DD} = 3.0 V, external 2.5 V reference	_	_	3	LSB
Gain error drift	GAIN _{ED}	1.25 V reference	_	0.012	0.033 ³	%/°C
		2.5 V reference	_	0.012	0.03 ³	%/°C
Offset error drift	OFFSET _{ED}	1.25 V reference	_	0.002	0.06 ³	LSB/°C
		2.5 V reference	_	0.002	0.04 ³	LSB/°C
VREF voltage	V _{REF}	1.25 V reference	1.2	1.25	1.3	V
		2.5 V reference	2.4	2.5	2.6	V
VREF voltage drift	V _{REF_VDRIFT}	1.25 V reference	-12.4	2.9	18.2	mV/V
		2.5 V reference, VDD > 2.5 V	-24.6	5.7	35.2	mV/V
VREF temperature drift	V _{REF_TDRIFT}	1.25 V reference	-132	272	677	μV/°C
		2.5 V reference	-231	545	1271	μV/°C
VREF current consumption	I _{VREF}	1.25 V reference	_	67	114	μA
		2.5 V reference	_	55	82	μA
ADC and DAC VREF matching	V _{REF_MATCH}	1.25 V reference	_	99.85	_	%
		2.5 V reference	_	100.01	_	%

Note:

- 1. Includes required contribution from the voltage reference.
- 2. Typical numbers given by abs(Mean) / (85 25).
- 3. Max number given by (abs(Mean) + 3x stddev) / (85 25).

The integral non-linearity (INL) and differential non-linearity parameters are explained in the following two figures.




Figure 4.26. Integral Non-Linearity (INL)




Figure 4.27. Differential Non-Linearity (DNL)

4.11.1 Typical Performance




Figure 4.28. ADC Frequency Spectrum, VDD = 3 V, Temp = 25 °C




Figure 4.29. ADC Integral Linearity Error vs Code, VDD = 3 V, Temp = 25 °C




Figure 4.30. ADC Differential Linearity Error vs Code, VDD = 3 V, Temp = 25 °C




Figure 4.31. ADC Absolute Offset, Common Mode = VDD/2




Figure 4.32. ADC Dynamic Performance vs Temperature for all ADC References, VDD = 3 V




Figure 4.33. ADC Temperature Sensor Readout

4.12 Current Digital Analog Converter (IDAC)

Table 4.17. IDAC Range 0 Source

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	13.0	_	μΑ
		Duty-cycled	_	10	_	nA
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	0.85	_	μΑ
Step size	I _{STEP}		_	0.05	_	μА
Current drop at high impedance load	I _D	V _{IDAC_OUT} = VDD - 100mV	_	0.79	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	0.3	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	11.7	_	nA/V

Table 4.18. IDAC Range 0 Sink

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	15.1		μΑ
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	0.85	_	μΑ
Step size	I _{STEP}		_	0.05	_	μΑ
Current drop at high impedance load	I _D	V _{IDAC_OUT} = 200mV	_	0.30	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	0.2	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	12.5	_	nA/V

Table 4.19. IDAC Range 1 Source

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	14.4	_	μΑ
		Duty-cycled	_	10	_	nA
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	3.2	_	μΑ
Step size	I _{STEP}		_	0.1	_	μΑ
Current drop at high impedance load	I _D	V _{IDAC_OUT} = VDD - 100mV	_	0.75	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	0.7	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	38.4	_	nA/V

Table 4.20. IDAC Range 1 Sink

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	19.4	_	μА
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	3.2	_	μА
Step size	I _{STEP}		_	0.1	_	μА
Current drop at high impedance load	I _D	V _{IDAC_OUT} = 200mV	_	0.32	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	0.7	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	40.9	_	nA/V

Table 4.21. IDAC Range 2 Source

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	17.3	_	μΑ
		Duty-cycled	_	10	_	nA
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	8.5	_	μА
Step size	I _{STEP}		_	0.5	_	μΑ
Current drop at high impedance load	I _D	V _{IDAC_OUT} = VDD - 100mV	_	1.22	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	2.8	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	96.6	_	nA/V

Table 4.22. IDAC Range 2 Sink

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	29.3	_	μA
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	8.5	_	μΑ
Step size	I _{STEP}		_	0.5	_	μA
Current drop at high impedance load	I _D	V _{IDAC_OUT} = 200mV	_	0.62	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	2.8	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	94.4	_	nA/V

Table 4.23. IDAC Range 3 Source

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	18.7	_	μΑ
		Duty-cycled	_	10	_	nA
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	33.9	_	μΑ
Step size	I _{STEP}		_	2.0	_	μΑ
Current drop at high impedance load	I _D	V _{IDAC_OUT} = VDD - 100mV	_	3.54	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	10.9	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	159.5	_	nA/V

Table 4.24. IDAC Range 3 Sink

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Active current with STEP- SEL=0x10	I _{IDAC}	EM0, default settings	_	62.5	_	μА
Nominal IDAC output current with STEPSEL=0x10	I _{0x10}		_	34.1	_	μА
Step size	I _{STEP}		_	2.0	_	μА
Current drop at high impedance load	I _D	V _{IDAC_OUT} = 200mV	_	1.75	_	%
Temperature coefficient	TC _{IDAC}	VDD = 3.0V, STEPSEL=0x10	_	10.9	_	nA/°C
Voltage coefficient	VC _{IDAC}	T = 25°C, STEPSEL=0x10	_	148.6	_	nA/V

Table 4.25. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Start-up time, from enabled to output settled	t _{IDAC} - START		_	40	l	μs




Figure 4.34. IDAC Source Current as a function of voltage on IDAC_OUT




Figure 4.35. IDAC Sink Current as a function of voltage on IDAC_OUT




Figure 4.36. IDAC Linearity

4.13 Analog Comparator (ACMP)

Table 4.26. ACMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ACMPIN}		0	_	V _{DD}	V
ACMP Common Mode voltage range	VACMPCM		0	_	V _{DD}	V
Active current	I _{ACMP}	BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register	_	0.1	0.4	μА
		BIASPROG=0b1111, FULL- BIAS= 0 and HALFBIAS=0 in ACMPn_CTRL register	_	2.87	15	μА
		BIASPROG=0b1111, FULL- BIAS= 1 and HALFBIAS=0 in ACMPn_CTRL register	_	195	520	μА
Current consumption of internal voltage reference	I _{ACMPREF}	Internal voltage reference off. Using external voltage reference	_	0	_	μА
		Internal voltage reference	_	5	_	μA
Offset voltage	V _{ACMPOFFSET}	BIASPROG= 0b1010, FULL- BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register	-12	0	12	mV
ACMP hysteresis	V _{ACMPHYST}	Programmable	_	17	_	mV
Capacitive Sense Internal Resistance	R _{CSRES}	CSRESSEL=0b00 in ACMPn_INPUTSEL	_	40	_	kΩ
		CSRESSEL=0b01 in ACMPn_INPUTSEL	_	70	_	kΩ
		CSRESSEL=0b10 in ACMPn_INPUTSEL	_	101	_	kΩ
		CSRESSEL=0b11 in ACMPn_INPUTSEL	_	132	_	kΩ
Startup time	tacmpstart		_	_	10	μs

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in in the following equation. I_{ACMPREF} is zero if an external voltage reference is used.

I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}

HYSTSEL=0 HYSTSEL=2 HYSTSEL=4 HYSTSEL=6

12

14




Figure 4.37. ACMP Characteristics, Vdd = 3 V, Temp = 25 °C, FULLBIAS = 0, HALFBIAS = 1

4.14 Voltage Comparator (VCMP)

Table 4.27. VCMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{VCMPIN}		_	V _{DD}	_	V
VCMP Common Mode voltage range	V _V CMPCM		_	V _{DD}	_	V
Active current	I _{VCMP}	BIASPROG=0b0000 and HALF- BIAS=1 in VCMPn_CTRL regis- ter	_	0.2	0.8	μА
		BIASPROG=0b1111 and HALF-BIAS=0 in VCMPn_CTRL register. LPREF=0.	_	22	35	μА
Startup time reference generator	t _{VCMPREF}	NORMAL	_	10	_	μs
Offset voltage	V _{VCMPOFFSET}	Single-ended	_	10	_	mV
		Differential	_	10	_	mV
VCMP hysteresis	V _{VCMPHYST}		_	17	_	mV
Startup time	t _{VCMPSTART}		_	_	10	μs

The V_{DD} trigger level can be configured by setting the TRIGLEVEL field of the VCMP_CTRL register in accordance with the following equation:

 $V_{
m DD\ Trigger\ Level}$ = 1.667V + 0.034 × TRIGLEVEL

Table 4.28. I2C Standard-mode (Sm)

Parameter	Symbol	Min	Тур	Max	Unit
SCL clock frequency	f _{SCL}	0	_	100 ¹	kHz
SCL clock low time	t _{LOW}	4.7	_	_	μs
SCL clock high time	t _{HIGH}	4.0	_	_	μs
SDA set-up time	t _{SU,DAT}	250	_	_	ns
SDA hold time	t _{HD,DAT}	8	_	3450 ^{2,3}	ns
Repeated START condition set-up time	t _{SU,STA}	4.7	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	4.0	_	_	μs
STOP condition set-up time	t _{SU,STO}	4.0	_	_	μs
Bus free time between a STOP and a START condition	t _{BUF}	4.7	_	_	μs

Note:

- 1. For the minimum HFPERCLK frequency required in Standard-mode, see the I2C chapter in the EFM32HG Reference Manual.
- 2. The maximum SDA hold time (t_{HD.DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).
- 3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ((3450*10⁻⁹ [s] * f_{HFPERCLK} [Hz]) 5).

Table 4.29. I2C Fast-mode (Fm)

Parameter	Symbol	Min	Тур	Max	Unit
SCL clock frequency	f _{SCL}	0	_	400 ¹	kHz
SCL clock low time	t _{LOW}	1.3	_	_	μs
SCL clock high time	t _{HIGH}	0.6	_	_	μs
SDA set-up time	t _{SU,DAT}	100	_	_	ns
SDA hold time	t _{HD,DAT}	8	_	900 ^{2,3}	ns
Repeated START condition set-up time	t _{SU,STA}	0.6	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	0.6	_	_	μs
STOP condition set-up time	t _{SU,STO}	0.6	_	_	μs
Bus free time between a STOP and a START condition	t _{BUF}	1.3	_	_	μs

Note:

- 1. For the minimum HFPERCLK frequency required in Fast-mode, see the I2C chapter in the EFM32HG Reference Manual.
- 2. The maximum SDA hold time $(t_{HD,DAT})$ needs to be met only when the device does not stretch the low time of SCL (t_{LOW}) .
- 3. When transmitting data, this number is guaranteed only when I2Cn_CLKDIV < ($(900*10^{-9} [s] * f_{HFPERCLK} [Hz]) 5$).

Table 4.30. I2C Fast-mode Plus (Fm+)

Parameter	Symbol	Min	Тур	Max	Unit
SCL clock frequency	f _{SCL}	0	_	1000 ¹	kHz
SCL clock low time	t _{LOW}	0.5	_	_	μs
SCL clock high time	t _{HIGH}	0.26	_	_	μs
SDA set-up time	t _{SU,DAT}	50	_	_	ns
SDA hold time	t _{HD,DAT}	8	_	_	ns
Repeated START condition set-up time	t _{SU,STA}	0.26	_	_	μs
(Repeated) START condition hold time	t _{HD,STA}	0.26	_	_	μs
STOP condition set-up time	t _{SU,STO}	0.26	_	_	μs
Bus free time between a STOP and a START condition	t _{BUF}	0.5	_	_	μs

Note:

4.16 USB

The USB hardware in the EFM32HG passes all tests for USB 2.0 Full Speed certification. The test report will be distributed with application note *AN0046 - USB Hardware Design Guide* when ready.

Table 4.31. USB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
USB regulator output voltage	V _{USBOUT}		3.1	3.4	3.7	V
USB regulator output current	I _{USBOUT}	BIASPROG=0, T _{AMB} =25°C	55.7	79.4	104.1	mA
		BIASPROG=1, T _{AMB} =25°C	66.0	95.9	126.4	mA
		BIASPROG=2, T _{AMB} =25°C	94.6	146.5	188.1	mA
		BIASPROG=3, T _{AMB} =25°C	80.4	128.3	176.0	mA

^{1.} For the minimum HFPERCLK frequency required in Fast-mode Plus, see the I2C chapter in the EFM32HG Reference Manual.

4.17 Digital Peripherals

Table 4.32. Digital Peripherals

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
USART current	I _{USART}	USART idle current, clock enabled	_	7.5	_	μΑ/MHz
LEUART current	I _{LEUART}	LEUART idle current, clock enabled	_	150	_	nA
I2C current	I _{I2C}	I2C idle current, clock enabled	_	6.25	_	μA/MHz
TIMER current	I _{TIMER}	TIMER_0 idle current, clock enabled	_	8.75	_	μΑ/MHz
PCNT current	I _{PCNT}	PCNT idle current, clock enabled	_	100	_	nA
RTC current	I _{RTC}	RTC idle current, clock enabled	_	100	_	nA
AES current	I _{AES}	AES idle current, clock enabled	_	2.5	_	μA/MHz
GPIO current	I _{GPIO}	GPIO idle current, clock enabled	_	5.31	_	μΑ/MHz
PRS current	I _{PRS}	PRS idle current	_	2.81	_	μΑ/MHz
DMA current	I _{DMA}	Clock enable	_	8.12	_	μΑ/MHz

5. Pin Definitions

Note: Please refer to the application note *AN0002 EFM32 Hardware Design Considerations* for guidelines on designing Printed Circuit Boards (PCBs) for the EFM32HG.

5.1 EFM32HG108 (QFN24)

5.1.1 Pinout

The EFM32HG108 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.1. EFM32HG108 Pinout (top view, not to scale)

Table 5.1. Device Pinout

QFN24 P	in# and Name		Pin Alternate	Functionality / Description						
Pin#	Pin Name	Analog	Timers	Communication	Other					
0	VSS	Ground.								
			TIM0_CC1 #6	US1_RX #4	PRS_CH0 #0					
1	PA0		TIM0_CC0 #0/1/4	LEU0_RX #4	PRS_CH3 #3					
			PCNT0_S0IN #4	GPIO_EM4WU0						
2	IOVDD_0	Digital IO powe	Digital IO power supply 0.							

Pin # Pin Name	QFN24 P	in# and Name		Pin Alternate	Functionality / Description	
3	Pin#	Pin Name	Analog	Timers	Communication	Other
ACMPO_CHO					US0_TX #5/6	
PCNT0_S0IN #2		D00	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	DD0 0110 #0
ACMPO_CH1	3	3 PGU AGNIP		PCNT0_S0IN #2	US1_CS #5	PR5_CH2 #0
ACMP0_CH1					I2C0_SDA #4	
ACMP0_CH1					US0_RX #5/6	
PCNT0_S1IN #2		DO4	4 OM PO OU 4	TIM0_CC2 #4	US1_TX #5	DD0 0110 110
Section Sect	4	PC1	ACMPU_CH1	PCNT0_S1IN #2	US1_RX #0	PR5_CH3 #0
S					I2C0_SCL #4	
Seed	_	557	15)(711.5	TIMA 000 //0	US0_TX #4	
RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. PB11	5	PB/	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0	
RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. PB11		550	I EVTAL N	TIMA 004 //0	US0_RX #4	
Nescrif during reset, and let the internal pull-up ensure that reset is released.	6	PB8	LFXIAL_N		US1_CS #0	
8 PB11 PCNT0_S1IN #4 US1_CLK #4 ACMP0_O #3 9 AVDD_2 Analog power supply 2. US0_CLK #4/5 LEU0_TX #1 10 PB13 HFXTAL_P US0_CS #4/5 LEU0_TX #1 11 PB14 HFXTAL_N US0_CS #4/5 LEU0_RX #1 12 AVDD_0 Analog power supply 0. ACMP_O #2 13 PD6 TIM1_CC0 #4 US1_RX #2/3 ACMP_O #2 14 PD7 TIM1_CC1 #4 US1_TX #2/3 CMU_CLK0 #2 15 VDD_DREG Power supply for on-chip voltage regulator. 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE'S required at this pin. 17 PC14 TIM0_CDTI1 #1/6 US0_CS #3 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 US1_CLK #3 US1_CLK #3 PRS_CH1 #2	7	RESETn				ired to only drive this pin low
9 AVDD_2 Analog power supply 2. 10 PB13 HFXTAL_P		DD44		TIM1_CC2 #3	1104 0116 #4	CMU_CLK1 #3
10	8	8 PB11		PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3
10	9	AVDD_2	Analog power s	supply 2.		
LEU0_TX #1	10	DD13	UEVTAL D		US0_CLK #4/5	
11	10	PBIS	HFXTAL_P		LEU0_TX #1	
LEU0_RX #1	11	DD14	LIEVTAL N		US0_CS #4/5	
TIM1_CC0 #4	''	PD14	HEXIAL_N		LEU0_RX #1	
13	12	AVDD_0	Analog power s	supply 0.		
PCNT0_S0IN #3 I2C0_SDA #1	12	DD6		TIM1_CC0 #4	US1_RX #2/3	ACMP 0 #2
14 PD7 PCNT0_S1IN #3 I2C0_SCL #1 CMU_CLK0 #2 15 VDD_DREG Power supply for on-chip voltage regulator. 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. 17 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 18 PC15 TIM0_CDTI2 #1/6 US0_CLK #3 US0_CLK #3 US1_CLK #3 PRS_CH1 #2	13	FD0		PCNT0_S0IN #3	I2C0_SDA #1	AGMF_O #2
PCNT0_S1IN #3 I2C0_SCL #1 15 VDD_DREG Power supply for on-chip voltage regulator. 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE required at this pin. TIM0_CDTI1 #1/6 US0_CS #3 I7 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 US0_CLK #3 US0_CLK #3 US0_CLK #3 US1_CLK #3 PRS_CH1 #2	14	PD7		TIM1_CC1 #4	US1_TX #2/3	CMIT CI KU #3
Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOUPLE} is required at this pin. TIM0_CDTI1 #1/6 US0_CS #3 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 US0_CLK #3 US1_CLK #3 PRS_CH1 #2	14	101		PCNT0_S1IN #3	I2C0_SCL #1	GWO_CERO #2
TIM0_CDTI1 #1/6	15	VDD_DREG	Power supply f	or on-chip voltage regulator.		
17 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 TIM0_CDTI2 #1/6 US1_CLK #3 PRS_CH1 #2	16	DECOUPLE		ut for on-chip voltage regulator.	An external capacitance of size	e C _{DECOUPLE} is required at this
PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 TIM0_CDTI2 #1/6 US1 CLK #3 PRS CH1 #2				TIM0_CDTI1 #1/6	US0_CS #3	
TIM0_CDTI2 #1/6 US0_CLK #3 US1_CLK #3 PRS_CH1 #2	17	PC14		TIM1_CC1 #0	US1_CS #3/4	PRS_CH0 #2
TIM0_CDTI2 #1/6 US1 CLK #3 PRS CH1 #2				PCNT0_S1IN #0	LEU0_TX #5	
18				TIMO ODTIO "4"	US0_CLK #3	
TM4 000 #0	18	PC15		_	US1_CLK #3	PRS_CH1 #2
TIM1_CC2 #0 LEU0_RX #5				THMT_CC2 #0	LEU0_RX #5	

QFN24 P	in# and Name		Pin Alternat	e Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
19	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX
20	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
21	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4
22	IOVDD_5	Digital IO power	er supply 5.		
23	PE12		TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3
24	PE13		TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5

5.1.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.2. Alternate functionality overview

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0			PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1			PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL		PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
LEU0_RX		PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1			PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0			PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1			PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1					PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2					PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0				PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14			PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX				PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
LICO TV				DE42	DD7	DCO	DCO	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
US0_TX				PE13	PB7	PC0	PC0	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6	PD6	PA0			USART1 Synchronous mode Master Input / Slave Output (MISO).
LIC1 TV	DC0		DD7	DD7	DES	DC4		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Synchronous mode Master Output / Slave Input (MOSI).

5.1.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG108 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.3. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.2 EFM32HG110 (QFN24)

5.2.1 Pinout

The EFM32HG110 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.2. EFM32HG110 Pinout (top view, not to scale)

Table 5.4. Device Pinout

QFN24 P	in# and Name		Pin Alternate	Functionality / Description				
Pin#	Pin Name	Analog	Timers	Communication	Other			
0	VSS	Ground.						
			TIM0_CC1 #6	US1_RX #4	PRS_CH0 #0			
1	PA0		TIM0_CC0 #0/1/4	LEU0_RX #4	PRS_CH3 #3			
			PCNT0_S0IN #4	I2C0_SDA #0	GPIO_EM4WU0			
2	IOVDD_0	Digital IO power supply 0.						

Pin ## Pin Name	QFN24 P	in# and Name		Pin Alternate	Functionality / Description						
3	Pin #	Pin Name	Analog	Timers	Communication	Other					
ACMPO_CHO					US0_TX #5/6						
PCNTO_S0IN #2		DCO	A CMDO CLIO	TIM0_CC1 #4	US1_TX #0	DDC CU2#0					
A	3	PC0	ACMPU_CHU	PCNT0_S0IN #2	US1_CS #5	PR5_CH2 #0					
ACMPO_CH1					I2C0_SDA #4						
A					US0_RX #5/6						
PCNTO_S1IN #2 US1_RX #0 12CO_SCL #4 12C		B04	4 OMPO OU4	TIM0_CC2 #4	US1_TX #5	DD0 0110 //0					
S	4	PC1	ACMPU_CH1	PCNT0_S1IN #2	US1_RX #0	PR5_CH3 #0					
Section PB7					I2C0_SCL #4						
BB8	_	55-	15)(711.5	TIMA 000 //0	US0_TX #4						
RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN RESETN CMU_CLK #4	5	PB/	LFXTAL_P	HM1_CC0 #3	US1_CLK #0						
RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. RESETN Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset source to this pin, it is required to only drive this pin low during reset source to this pin, it is required to only drive this pin low during reset source to this pin, it is required to only drive this pin low during reset source to this pin, it is required to only drive this pin low during reset source to this pin, it is required to only drive this pin low. PB11		DDO	LEXTAL N	TIMA 004 //0	US0_RX #4						
RESETI during reset, and let the internal pull-up ensure that reset is released.	6	PB8	LFXIAL_N	HM1_CC1 #3	US1_CS #0						
8 PB11 IDAC0_OUT PCNT0_S1IN #4 US1_CLK #4 ACMP0_O #3 9 AVDD_2 Analog power supply 2. US0_CLK #4/5 LEU0_TX #1 10 PB13 HFXTAL_P US0_CS #4/5 LEU0_TX #1 11 PB14 HFXTAL_N US0_CS #4/5 LEU0_RX #1 12 AVDD_0 Analog power supply 0. ACMP_CRX #1 13 PD6 ADC_CH6 TIM1_CC0 #4 PCNT0_S0IN #3 I2C0_SDA #1 ACMP_O #2 14 PD7 ADC_CH7 TIM1_CC1 #4 PCNT0_S1IN #3 I2C0_SCL #1 CMU_CLK0 #2 15 VDD_DREG Power supply for on-chip voltage regulator. CMU_CLK0 #2 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. 17 PC14 TIM0_CDTI1 #1/6 US0_CS #3 US1_CS #3/4 PRS_CH0 #2 18 PC15 TIM0_CDTI2 #1/6 TIM1 CC2 #0 US0_CLK #3 US1_CLK #3 US1_CLK #3	7	RESETn				ired to only drive this pin low					
PCNT0_S1IN #4		0 5544		TIM1_CC2 #3	1104 0116 #4	CMU_CLK1 #3					
10	8	PB11	IDAC0_OUT	PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3					
10	9	AVDD_2	Analog power s	er supply 2.							
LEU0_TX #1	10	DD12	HEVTAL D		US0_CLK #4/5						
11	10	PDIS	HEXIAL_F		LEU0_TX #1						
LEU0_RX #1 LEU	11	DD14	LIEVTAL N		US0_CS #4/5						
13	''	PB14	HEXTAL_N		LEU0_RX #1						
13	12	AVDD_0	Analog power s	supply 0.							
PCNT0_S0IN #3 I2C0_SDA #1	12	DD6	ADC CHE	TIM1_CC0 #4	US1_RX #2/3	ACMB 0 #3					
14 PD7 ADC_CH7 PCNT0_S1IN #3 I2C0_SCL #1 CMU_CLK0 #2 15 VDD_DREG Power supply for on-chip voltage regulator. 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. 17 PC14 TIM0_CDTI1 #1/6 US0_CS #3 PRS_CH0 #2 17 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 US1_CLK #3 PRS_CH1 #2 18 PC15 TIM1_CC2 #0 US1_CLK #3 PRS_CH1 #2	13	FD0	ADC_CHO	PCNT0_S0IN #3	I2C0_SDA #1	ACIVIF_O #2					
PCNT0_S1IN #3 I2C0_SCL #1 15 VDD_DREG Power supply for on-chip voltage regulator. 16 DECOUPLE Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. TIM0_CDTI1 #1/6 US0_CS #3 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 US0_CLK #3 US1_CLK #3 US1_CLK #3 PRS_CH1 #2	14	PD7	ADC CH7	TIM1_CC1 #4	US1_TX #2/3	CMIT CLKU #3					
Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this pin. TIM0_CDTI1 #1/6 US0_CS #3 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 US0_CLK #3 US0_CLK #3 US1_CLK #3 US1_CLK #3 PRS_CH1 #2	14	101	ADO_CIT	PCNT0_S1IN #3	I2C0_SCL #1	CIVIO_CERO #2					
16 DECOUPLE pin. TIM0_CDTI1 #1/6 US0_CS #3 17 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 US1_CLK #3 US1_CLK #3 US1_CLK #3 PRS_CH1 #2	15	VDD_DREG	Power supply f	or on-chip voltage regulator.							
17 PC14 TIM1_CC1 #0 US1_CS #3/4 PRS_CH0 #2 PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 US1_CLK #3 US1_CLK #3 US1_CLK #3 PRS_CH1 #2	16	DECOUPLE									
PCNT0_S1IN #0 LEU0_TX #5 US0_CLK #3 TIM0_CDTI2 #1/6 US1_CLK #3 PRS_CH1 #2				TIM0_CDTI1 #1/6	US0_CS #3						
TIM0_CDTI2 #1/6 US0_CLK #3 US1_CLK #3 PRS_CH1 #2	17	PC14		TIM1_CC1 #0	US1_CS #3/4	PRS_CH0 #2					
TIM0_CDTI2 #1/6 18 PC15 US1_CLK #3 PRS_CH1 #2 TIM1_CC2 #0				PCNT0_S1IN #0	LEU0_TX #5						
18 PC15 US1_CLK #3 PRS_CH1 #2 TIM1_CC2 #0				TIMO ODTIO "44"	US0_CLK #3						
LEU0_RX #5	18	PC15		_	US1_CLK #3	PRS_CH1 #2					
				HM1_CC2 #0	LEU0_RX #5						

QFN24 P	Pin# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
19	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX
20	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
21	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4
22	IOVDD_5	Digital IO powe	er supply 5.		
23	PE12	ADC0_CH0	TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3
24	PE13	ADC0_CH1	TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5

5.2.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.5. Alternate functionality overview

Alternate			ı	LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	P7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0			PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1			PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL		PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX		PB14		PF1	PA0	PC15		LEUART0 Receive input.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1			PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0			PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1			PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1					PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2					PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Deat Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Deat Time Insertion channel 2.
TIM1_CC0				PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14			PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX				PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX				PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
030_17				FEIS	FD/	PCU	PCU	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6	PD6	PA0			USART1 Synchronous mode Master Input / Slave Output (MISO).

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).

5.2.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG110 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.6. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.3 EFM32HG210 (QFN32)

5.3.1 Pinout

The EFM32HG210 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.3. EFM32HG210 Pinout (top view, not to scale)

Table 5.7. Device Pinout

QFN32 P	in# and Name		Pin Alternate Functionality / Description								
Pin#	Pin Name	Analog	Timers	Communication	Other						
0	VSS	Ground.									
			TIM0_CC1 #6	US1_RX #4	PRS_CH0 #0						
1	PA0		TIM0_CC0 #0/1/4	LEU0_RX #4	PRS_CH3 #3						
			PCNT0_S0IN #4	I2C0_SDA #0	GPIO_EM4WU0						

QFN32 P	Pin# and Name		Pin Alternate	Functionality / Description				
Pin #	Pin Name	Analog	Timers	Communication	Other			
2	PA1		TIM0_CC0 #6	1200 801 #0	CMU_CLK1 #0			
2	PAI		TIM0_CC1 #0/1	I2C0_SCL #0	PRS_CH1 #0			
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0			
4	IOVDD_0	Digital IO powe	er supply 0.					
				US0_TX #5/6				
5	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0			
	1 00	ACIVII U_CI IU	PCNT0_S0IN #2	US1_CS #5	110_012#0			
				I2C0_SDA #4				
				US0_RX #5/6				
6	PC1	ACMP0 CH1	TIM0_CC2 #4	US1_TX #5	PRS_CH3 #0			
	FOI	ACIVIFU_CITI	PCNT0_S1IN #2	US1_RX #0	FR3_CH3 #0			
				12C0_SCL #4				
7	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4				
'	FB/	LFXTAL_F	11W11_CC0 #3	US1_CLK #0				
8	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4				
0	FD0	LFXIAL_N	TIMIT_CCT#3	US1_CS #0				
9	RESETn		tive low. To apply an external rand let the internal pull-up ensure	eset source to this pin, it is requete that reset is released.	ired to only drive this pin low			
40	DD44	IDACO OUT	TIM1_CC2 #3	1104 0116 #4	CMU_CLK1 #3			
10	PB11	IDAC0_OUT	PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3			
11	AVDD_2	Analog power s	supply 2.					
12	PB13	HEVTAL D		US0_CLK #4/5				
12	PDIS	HFXTAL_P		LEU0_TX #1				
13	PB14	HEVTAL N		US0_CS #4/5				
13	FD14	HFXTAL_N		LEU0_RX #1				
14	IOVDD_3	Digital IO power	er supply 3.					
15	AVDD_0	Analog power s	supply 0.					
16	PD4	ADC0_CH4		LEU0_TX #0				
17	PD5	ADC0_CH5		LEU0_RX #0				
18	PD6	ADC0_CH6	TIM1_CC0 #4	US1_RX #2/3	ACMP0_O #2			
10	1 00	ADC0_CITO	PCNT0_S0IN #3	I2C0_SDA #1	AOIVII 0_0 #2			
19	PD7	TIM1_CC1 #4 ADC0_CH7		US1_TX #2/3	CMU_CLK0 #2			
18	FUI	YD00_0U1	PCNT0_S1IN #3	I2C0_SCL #1	OWO_OLNO#2			
20	VDD_DREG	Power supply f	or on-chip voltage regulator.					
21	DECOUPLE	Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOUPLE} is required at this pin.						

QFN32 P	in# and Name		Pin Alternat	e Functionality / Description			
Pin #	Pin Name	Analog	Timers	Communication	Other		
			TIM0_CDTI0 #1/6				
00	DO40		TIM1_CC0 #0				
22	PC13		TIM1_CC2 #4				
			PCNT0_S0IN #0				
			TIM0_CDTI1 #1/6	US0_CS #3			
23	PC14		TIM1_CC1 #0	US1_CS #3/4	PRS_CH0 #2		
			PCNT0_S1IN #0	LEU0_TX #5			
			TIMO ODTIO #4/0	US0_CLK #3			
24	PC15		TIM0_CDTI2 #1/6	US1_CLK #3	PRS_CH1 #2		
			TIM1_CC2 #0	LEU0_RX #5			
				US1_CLK #2	DDC OMOLICUS		
25	PF0	PF0	TIM0_CC0 #5	LEU0_TX #3	DBG_SWCLK#0		
				I2C0_SDA #5	BOOT_TX		
				US1_CS #2	DBG_SWDIO #0		
26	PF1	PF1			TIM0_CC1 #5	LEU0_RX #3	GPIO_EM4WU3
				I2C0_SCL #5	BOOT_RX		
			TIMO CC2 #5/C	LICA TV #4	CMU_CLK0 #3		
27	PF2		TIM0_CC2 #5/6	US1_TX #4	PRS_CH0 #3		
			TIM2_CC0 #3	LEU0_TX #4	GPIO_EM4WU4		
28	IOVDD_5	Digital IO power	er supply 5.				
29	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2		
30	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2		
			TIM1_CC2 #1	US0_RX #3	CMU_CLK1 #2		
31	PE12	ADC0_CH0		US0_CLK #0/6	PRS_CH1 #3		
			TIM2_CC1 #3	I2C0_SDA #6	PRO_CHI#3		
				US0_TX #3	ACMP0_O #0		
32	32 PE13	ADC0_CH1	TIM2_CC2 #3	US0_CS #0/6	PRS_CH2 #3		
				12C0_SCL #6	GPIO_EM4WU5		

5.3.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.8. Alternate functionality overview

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX	PD4	PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13		PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1		PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0		PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0		PC13					PC13	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	PC13	PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11	PC13			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11			PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX	PE10			PE13	РВ7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave
								Input (MOSI).

Alternate			ı	LOCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
US1_RX	PC1		PD6	PD6	PA0			USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).

5.3.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG210 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.9. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	PC13	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.4 EFM32HG222 (TQFP48)

5.4.1 Pinout

The EFM32HG222 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.4. EFM32HG222 Pinout (top view, not to scale)

Table 5.10. Device Pinout

QFP48 P	in# and Name		Pin Alternate Functionality / Description							
Pin#	Pin Name	Analog	Timers	Communication	Other					
			TIM0_CC1 #6	US1_RX #4	PRS_CH0 #0					
1	1 PA0		TIM0_CC0 #0/1/4	LEU0_RX #4	PRS_CH3 #3					
			PCNT0_S0IN #4	I2C0_SDA #0	GPIO_EM4WU0					
2	DA4		TIM0_CC0 #6	1200 801 #0	CMU_CLK1 #0					
	2 PA1		TIM0_CC1 #0/1	I2C0_SCL #0	PRS_CH1 #0					

QFP48 P	in# and Name	Pin Alternate Functionality / Description									
Pin #	Pin Name	Analog	Timers	Communication	Other						
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0						
4	IOVDD_0	Digital IO powe	er supply 0.								
5	VSS	Ground.									
				US0_TX #5/6							
6	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0						
0	PCU	ACIVIPU_CHU	PCNT0_S0IN #2	US1_CS #5	PR3_CH2 #0						
				I2C0_SDA #4							
				US0_RX #5/6							
7	PC1	ACMDO CHA	TIM0_CC2 #4	US1_TX #5	DDC CU3 #0						
7	PCI	ACMP0_CH1	PCNT0_S1IN #2	US1_RX #0	PRS_CH3 #0						
				I2C0_SCL #4							
8	PC2	ACMP0_CH2	TIM0_CDTI0 #4	US1_RX #5							
9	PC3	ACMP0_CH3	TIM0_CDTI1 #4	US1_CLK #5							
10	PC4	ACMP0_CH4	TIM0_CDTI2 #4		GPIO_EM4WU6						
11	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4							
''	FB/	LFXTAL_F	11W11_CC0 #3	US1_CLK #0							
12	PB8	LEVTAL N	TIM1_CC1 #3	US0_RX #4							
12	FD0	LFXTAL_N	11W11_CC1 #3	US1_CS #0							
13	PA8		TIM2_CC0 #0								
14	PA9		TIM2_CC1 #0								
15	PA10		TIM2_CC2 #0								
16	RESETn		tive low. To apply an external r nd let the internal pull-up ensure	eset source to this pin, it is reque that reset is released.	ired to only drive this pin low						
17	PB11	IDACO OUT	TIM1_CC2 #3	1164 611/ #4	CMU_CLK1 #3						
17	PBII	IDAC0_OUT	PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3						
18	VSS	Ground.									
19	AVDD_1	Analog power s	supply 1.								
20	PB13	HFXTAL_P		US0_CLK #4/5							
20	FBIS	HEXTAL_F		LEU0_TX #1							
21	PB14	HFXTAL_N		US0_CS #4/5							
<u> </u>	1 014	III A I AL_IN		LEU0_RX #1							
22	IOVDD_3	Digital IO power	er supply 3.								
23	AVDD_0	Analog power s	supply 0.								
24	PD4	ADC0_CH4		LEU0_TX #0							
25	PD5	ADC0_CH5		LEU0_RX #0							

QFP48 P	in# and Name											
Pin#	Pin Name	Analog	Timers	Communication	Other							
26	PD6	ADCO CHE	TIM1_CC0 #4	US1_RX #2/3	A CMD0 O #2							
20	PD0	ADC0_CH6	PCNT0_S0IN #3	I2C0_SDA #1	ACMP0_O #2							
0.7	DD7	AD00 0117	TIM1_CC1 #4	US1_TX #2/3	OMIL OLIVO #0							
27	PD7	ADC0_CH7	PCNT0_S1IN #3	I2C0_SCL #1	CMU_CLK0 #2							
28	VDD_DREG	Power supply f	or on-chip voltage regulator.									
29	DECOUPLE	Decouple outpopin.	out for on-chip voltage regulator. An external capacitance of size $C_{DECOUPLE}$ is required									
30	PC8		TIM2_CC0 #2	US0_CS #2								
31	PC9		TIM2_CC1 #2	US0_CLK #2	GPIO_EM4WU2							
32	PC10		TIM2_CC2 #2	US0_RX #2								
33	PC11			US0_TX #2								
			TIM0_CDTI0 #1/6									
24	PC13		TIM1_CC0 #0									
34	PCI3		TIM1_CC2 #4									
			PCNT0_S0IN #0									
			TIM0_CDTI1 #1/6	US0_CS #3								
35	PC14		TIM1_CC1 #0	US1_CS #3/4	PRS_CH0 #2							
			PCNT0_S1IN #0	LEU0_TX #5								
			TIMO ODTIO #4/0	US0_CLK #3								
36	PC15		TIM0_CDTI2 #1/6	US1_CLK #3	PRS_CH1 #2							
			TIM1_CC2 #0	LEU0_RX #5								
				US1_CLK #2								
37	PF0		TIM0_CC0 #5	LEU0_TX #3	DBG_SWCLK #0							
				I2C0_SDA #5	BOOT_TX							
				US1_CS #2	DBG_SWDIO #0							
38	PF1		TIM0_CC1 #5	LEU0_RX #3	GPIO_EM4WU3							
				I2C0_SCL #5	BOOT_RX							
			TIMO 000 #510	1104 TV #4	CMU_CLK0 #3							
39	PF2		TIM0_CC2 #5/6	US1_TX #4	PRS_CH0 #3							
			TIM2_CC0 #3	LEU0_TX #4	GPIO_EM4WU4							
40	PF3		TIM0_CDTI0 #5		PRS_CH0 #1							
41	PF4		TIM0_CDTI1 #5		PRS_CH1 #1							
42	PF5		TIM0_CDTI2 #5		PRS_CH2 #1							
43	IOVDD_5	Digital IO powe	er supply 5.									
44	VSS	Ground.										
45	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2							

QFP48 P	in# and Name	Pin Alternate Functionality / Description										
Pin#	Pin Name	Analog	Timers	Communication	Other							
46	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2							
			TIM1 CC2 #1	US0_RX #3	CMU CLK1#2							
47	PE12	ADC0_CH0	TIM1_CC2 #1 TIM2 CC1 #3	US0_CLK #0/6	PRS CH1 #3							
			TIIVI2_CCT#3	I2C0_SDA #6	FR3_CH1#3							
				US0_TX #3	ACMP0_O #0							
48	PE13	ADC0_CH1	TIM2_CC2 #3	US0_CS #0/6	PRS_CH2 #3							
		_		I2C0_SCL #6	GPIO_EM4WU5							

5.4.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.11. Alternate functionality overview

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4

Alternate			L					
Functionality	0	1	2	3	4	5	6	Description
GPIO_EM4WU6	PC4							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX	PD4	PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN	PC13		PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0	PF3	PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4	PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5	PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0		PC13			PC2	PF3	PC13	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1		PC14			PC3	PF4	PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15			PC4	PF5	PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	PC13	PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11	PC13			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8		PC8	PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9		PC9	PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10		PC10	PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12		PC9	PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13		PC8	PC14	PB14	PB14	PE13	USART0 chip select input / output.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
US0 RX	PF11		PC10	PF12	PB8	PC1	PC1	USART0 Asynchronous Receive.
030_KX			100		ГВО	FCI	FCI	USART0 Synchronous mode Master Input / Slave Output (MISO).
								USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
US0_TX	PE10		PC11	PE13	PB7	PC0	PC0	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11	PC3		USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6	PD6	PA0	PC2		USART1 Synchronous mode Master Input / Slave Output (MISO).
LICA TV	DCO		DDZ	DDZ	DEO	DC4		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_TX	PC0	PD7	רט/	PD7	PF2	PC1		USART1 Synchronous mode Master Output / Slave Input (MOSI).

5.4.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG222 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.12. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	PA10	PA9	PA8	-	-	1	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	PC13	-	PC11	PC10	PC9	PC8	-	-	-	PC4	PC3	PC2	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

5.5 EFM32HG308 (QFN24)

5.5.1 Pinout

The EFM32HG308 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.5. EFM32HG308 Pinout (top view, not to scale)

Table 5.13. Device Pinout

QFN24 P	in# and Name		Pin Alternate Functionality / Description									
Pin #	Pin Name	Analog	Timers	Communication	Other							
0	VSS	Ground.										
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0							

QFN24 Pin# and Name		Pin Alternate Functionality / Description					
Pin #	Pin Name	Analog	Timers	Communication	Other		
2	IOVDD_0	Digital IO power supply 0.					
3	PC0	ACMP0_CH0		US0_TX #5/6	PRS_CH2#0		
			TIM0_CC1 #4	US1_TX #0			
			PCNT0_S0IN #2	US1_CS #5			
				I2C0_SDA #4			
4	PC1	ACMP0_CH1		US0_RX #5/6	PRS_CH3 #0		
			TIM0_CC2 #4	US1_TX #5			
			PCNT0_S1IN #2	US1_RX #0			
				I2C0_SCL #4			
5	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4			
				US1_CLK #0			
6	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4			
				US1_CS #0			
7	RESETn	Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.					
	PB11		TIM1_CC2 #3	US1_CLK #4	CMU_CLK1 #3		
8			PCNT0_S1IN #4		ACMP0_O #3		
9	AVDD_2	Analog power supply 2.					
10	PB13	HFXTAL_P		US0_CLK #4/5			
10				LEU0_TX #1			
11	PB14	HFXTAL_N		US0_CS #4/5			
''				LEU0_RX #1			
12	AVDD_0	Analog power supply 0.					
13	VDD_DREG	Power supply for on-chip voltage regulator.					
14	DECOUPLE	Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECOUPLE} is required at this pin.					
15	USB_VREGI						
16	USB_VREGO						
17	PC14		TIM0_CDTI1 #1/6	US0_CS #3			
			TIM1_CC1 #0 PCNT0_S1IN #0	US1_CS #3/4	PRS_CH0 #2		
				LEU0_TX #5			
				USB_DM			
18	PC15			US0_CLK #3			
			TIM0_CDTI2 #1/6	US1_CLK #3	PRS_CH1 #2		
			TIM1_CC2 #0	LEU0_RX #5			
				USB_DP			

QFN24 Pin# and Name		Pin Alternate Functionality / Description					
Pin #	Pin Name	Analog	Timers	Communication	Other		
19	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX		
20	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX		
21	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4		
22	IOVDD_5	Digital IO power supply 5.					
23	PE12		TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3		
24	PE13		TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5		

5.5.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.14. Alternate functionality overview

Alternate				LOCATION	NC			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13			PB11				Analog comparator ACMP0, digital output.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0				PF2				Clock Management Unit, clock output number 0.
CMU_CLK1			PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL					PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0				PC0	PF0	PE12	I2C0 Serial Data input / output.
LEU0_RX		PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0		PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1		PB11			Pulse Counter PCNT0 input number 1.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1			PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0			PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1			PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
TIM0_CC1					PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2					PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0				PB7				Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14			PB8				Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX				PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX				PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
030_17				I LIS	T D/	1 00	1 00	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1				PA0			USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0				PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
551_17					112			USART1 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PC14							USB D- pin.
USB_DMPU	PA0							USB D- Pullup control.
USB_DP	PC15							USB D+ pin.
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

5.5.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG309 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.15. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.6 EFM32HG309 (QFN24)

5.6.1 Pinout

The EFM32HG309 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.6. EFM32HG309 Pinout (top view, not to scale)

Table 5.16. Device Pinout

QFN24 P	in# and Name		Pin Alternate Functionality / Description										
Pin#	Pin Name	Analog	Timers	Communication	Other								
0	VSS	Ground.											
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0								

QFN24 P	in# and Name		Pin Alternate	Functionality / Description		
Pin #	Pin Name	Analog	Timers	Communication	Other	
2	IOVDD_0	Digital IO powe	er supply 0.			
				US0_TX #5/6		
3	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0	
3	PCU	ACIVIPU_CHU	PCNT0_S0IN #2	US1_CS #5	PRS_CH2 #0	
				I2C0_SDA #4		
				US0_RX #5/6		
4	PC1	ACMP0_CH1	ACMDO CH1	TIM0_CC2 #4	US1_TX #5	PRS_CH3 #0
7	FOI	ACIVIFU_CITI	PCNT0_S1IN #2	US1_RX #0	FR3_CH3 #0	
				12C0_SCL #4		
5	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4		
	1 07	LI XIAL_I	11W11_000 #3	US1_CLK #0		
6	PB8	LFXTAL_N	TIM1 CC1#3	US0_RX #4		
	1 00	LIXIAL_IN	11W11_001#3	US1_CS #0		
7	RESETn		tive low. To apply an external rand let the internal pull-up ensure	eset source to this pin, it is requet that reset is released.	ired to only drive this pin low	
8	PB11	IDAC0_OUT	TIM1_CC2 #3	US1_CLK #4	CMU_CLK1 #3	
	1 511	15/100_001	PCNT0_S1IN #4	001_0EIX#4	ACMP0_O #3	
9	AVDD_2	Analog power s	supply 2.			
10	PB13	HFXTAL_P		US0_CLK #4/5		
		· / /		LEU0_TX #1		
11	PB14	HFXTAL_N		US0_CS #4/5		
				LEU0_RX #1		
12	AVDD_0	Analog power s	supply 0.			
13	VDD_DREG	Power supply f	or on-chip voltage regulator.			
14	DECOUPLE	Decouple outpupin.	ut for on-chip voltage regulator.	An external capacitance of size	C _{DECOUPLE} is required at this	
15	USB_VREGI					
16	USB_VREGO					
			TIM0_CDTI1 #1/6	US0_CS #3		
17	PC14		TIM1_CC1 #0	US1_CS #3/4	PRS_CH0 #2	
17	1 011		PCNT0_S1IN #0	LEU0_TX #5	1110_0110 112	
			1 01110_01111 #0	USB_DM		
				US0_CLK #3		
18	18 PC15		TIM0_CDTI2 #1/6	US1_CLK #3	PRS_CH1 #2	
10	1 010		TIM1_CC2 #0	LEU0_RX #5	11.0_0111#2	
				USB_DP		

QFN24 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
19	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX
20	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
21	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4
22	IOVDD_5	Digital IO powe	er supply 5.		
23	PE12	ADC0_CH0	TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3
24	PE13	ADC0_CH1	TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5

5.6.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.17. Alternate functionality overview

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13			PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0				PF2				Clock Management Unit, clock output number 0.
CMU_CLK1			PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL					PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0				PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX		PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.

Functionality	Alternate	LOCATION							
	Functionality	0	1	2	3	4	5	6	Description
PCNT0_S1IN	LFXTAL_P	PB7							
PRS_CH0 PA0 PC14 PF2 Peripheral Reflex System PRS, channel 0. PRS_CH1 PC0 PE12 Peripheral Reflex System PRS, channel 1. PRS_CH2 PC0 PE13 Peripheral Reflex System PRS, channel 2. PRS_CH3 PC1 PA0 PA0 PEripheral Reflex System PRS, channel 3. TIMO_CCD PA0 PA0 PF0 Timer 0 Capture Compare input / output channel 3. TIMO_CCT PC1 PC2 PF1 PA0 Timer 0 Capture Compare input / output channel 3. TIMO_CDT11 PC14 PC1 PF2 PF2 Timer 0 Capture Compare input / output channel 1. TIMO_CDT11 PC14 PC15 PC15 PF2 Timer 0 Complimentary Dead Time Insertion channel 1. TIMO_CDT11 PC15 PC15 PC16 Timer 1 Capture Compare input / output channel 2. TIM1_CC0 PC15 PB8 Timer 1 Capture Compare input / output channel 0. TIM1_CC1 PC15 PE12 PE12 Timer 2 Capture Compare input / output channel 2. TIM2_CC1 PC15 PE13 PE13 PE13 P	PCNT0_S0IN			PC0		PA0			Pulse Counter PCNT0 input number 0.
PRS_CH1 PC15 PE12 Peripheral Reflex System PRS, channel 1. PRS_CH2 PC0 PE13 Peripheral Reflex System PRS, channel 2. PRS_CH3 PC1 PA0 PA0 Peripheral Reflex System PRS, channel 3. TIMO_CCD PA0 PA0 PF0 Timer 0 Capture Compare input / output channel 3. TIMO_CCT PC1 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 1. TIMO_CDTI1 PC14 PC1 PF2 PF2 Timer 0 Capture Compare input / output channel 2. TIMO_CDTI2 PC15 PC15 PC15 Timer 0 Complimentary Dead Time Insertion channel 1. TIMO_CDTI2 PC15 PB7 Timer 1 Capture Compare input / output channel 0. TIMI_CC0 PB8 Timer 1 Capture Compare input / output channel 0. TIMI_CC1 PC15 PB11 Timer 1 Capture Compare input / output channel 2. TIMI2_CC2 PC15 PE12 PB11 Timer 2 Capture Compare input / output channel 2. US0_CLK PE12 PE13 PB13 PB13 PB14 PB14 PB14 PB14	PCNT0_S1IN	PC14		PC1		PB11			Pulse Counter PCNT0 input number 1.
PRS_CH2	PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH3 PC1 PA0 Peripheral Reflex System PRS, channel 3. TIM0_CC0 PA0 PA0 PA0 PF0 Timer 0 Capture Compare input / output channel 0. TIM0_CC1 PA0 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 1. TIM0_CC2 PC14 PC14 PF2 PF2 Timer 0 Capture Compare input / output channel 2. TIM0_CDTI2 PC15 PC14 PC14 Timer 0 Complimentary Dead Time Insertion channel 1. TIM1_CC0 PC15 PB7 Timer 1 Capture Compare input / output channel 0. TIM1_CC1 PC14 PB8 Timer 1 Capture Compare input / output channel 0. TIM1_CC2 PC15 PB11 Timer 1 Capture Compare input / output channel 1. TIM2_CC2 PC15 PE12 Timer 2 Capture Compare input / output channel 2. TIM2_CC1 PE12 PE13 Timer 2 Capture Compare input / output channel 1. TIM2_CC2 PE13 PE13 PE13 USARTO clock input / output. USO_CLK PE12 PC15 PB13 PB13 PE12 USARTO clock input / output.	PRS_CH1			PC15	PE12				Peripheral Reflex System PRS, channel 1.
TIM0_CC0	PRS_CH2	PC0			PE13				Peripheral Reflex System PRS, channel 2.
TIMO_CC2	PRS_CH3	PC1			PA0				Peripheral Reflex System PRS, channel 3.
PC1	TIM0_CC0	PA0	PA0			PA0	PF0		Timer 0 Capture Compare input / output channel 0.
PC14	TIM0_CC1					PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
PC14	TIM0_CC2					PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
PC13 nel 2.	TIM0_CDTI1		PC14					PC14	· · ·
TiM1_CC1 PC14 PB8 Timer 1 Capture Compare input / output channel 1. TiM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 1. TiM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 2. TiM2_CC0 Timer 2 Capture Compare input / output channel 0. TiM2_CC1 PE13 Timer 2 Capture Compare input / output channel 1. TiM2_CC2 PE13 PB13 PB13 PB13 PB12 USART0 clock input / output channel 2. US0_CLK PE12 PC14 PB14 PB14 PB14 PB13 USART0 clock input / output. US0_CS PE13 PB14 PB14 PB14 PB14 PB13 USART0 chip select input / output. USART0 Asynchronous Receive. USART0 Asynchronous Transmit Also used as receive input in half duplex communication. US1_CLK PB7 PF0 PC15 PB11 USART1 Clock input / output. US1_CLK PB7 PC14 PC14 PC14 PC0 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC14 PC0 USART1 clock input / output. US1_RX PC1 US1_RX PC1 USART1 Asynchronous Receive. US1_RX PC1 US1_RX PC1_RX	TIM0_CDTI2		PC15					PC15	
Timl_CC2	TIM1_CC0				PB7				Timer 1 Capture Compare input / output channel 0.
Tim2_CC0	TIM1_CC1	PC14			PB8				Timer 1 Capture Compare input / output channel 1.
TIM2_CC1	TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
Timer 2 Capture Compare input / output channel 2.	TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
US0_CLK PE12	TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE12 PB8 PC1 PC1 USART0 Asynchronous Receive. US0_TX PE13 PB7 PC0 PC0 USART0 Synchronous mode Master Input / Slave Output (MISO). US1_CLK PB7 PF0 PC15 PB11 USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. US1_CS PB8 PF1 PC14 PC14 PC0 USART1 clock input / output. US1_RX PC1 PA0 USART1 Asynchronous Receive. US1_TX PC0 USART1 Synchronous mode Master Input / Slave Output (MISO). USART1 Asynchronous Receive. USART1 Asynchronous Transmit.Also used as receive input (MISO). USART1 Asynchronous Transmit.Also used as receive input (MISO). USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_RX PE12 PB8 PC1 PC1 USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO). USART0 Asynchronous mode Master Input / Slave Output (MISO). USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI). US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output. USART1 Asynchronous Receive. USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO). USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_RX PE12 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI). US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC14 PC0 USART1 chip select input / output. US1_RX PC1 PA0 USART1 Asynchronous Receive. US1_RX PC1 USART1 Synchronous mode Master Input / Slave Output (MISO). USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
US0_TX PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI). US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output. USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO). US1_RX PC1 PA0 USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).									USART0 Asynchronous Receive.
US0_TX PE13 PB7 PC0 PC0 Ceive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI). US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output. USART1 Asynchronous Receive. US1_RX PC1 PA0 USART1 Synchronous mode Master Input / Slave Output (MISO). US1_TX PC0 PF2 PC1 USART1 Synchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US0_RX				PE12	PB8	PC1	PC1	
US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output. US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output. US1_RX PC1 PA0 USART1 Synchronous mode Master Input / Slave Output (MISO). US1_TX PC0 PF2 PC1 USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input / MOSI).	LIGO TV				DE40	DD7	DOG	DOG	
US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output. US1_RX PC1 PA0 USART1 Synchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO). US1_TX PC0 PF2 PC1 USART1 Synchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	050_1X				PE13	PB/	PC0	PC0	
US1_RX PC1 PA0 USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO). US1_TX PC0 PF2 PC1 USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_RX PC1 PA0 USART1 Synchronous mode Master Input / Slave Output (MISO). USART1 Asynchronous Transmit. Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
US1_TX PC0 PF2 PC1 USART1 Synchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).									USART1 Asynchronous Receive.
US1_TX PC0 PF2 PC1 ceive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).	US1_RX	PC1				PA0			
USART1 Synchronous mode Master Output / Slave Input (MOSI).	LIO4 TV	DCC				DEC	D04		
USB_DM	US1_IX	PC0				PF2	PC1		
	USB_DM	PC14							USB D- pin.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
USB_DMPU	PA0							USB D- Pullup control.
USB_DP	PC15							USB D+ pin.
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

5.6.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG309 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.18. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Port E	-	-	PE13	PE12	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.7 EFM32HG310 (QFN32)

5.7.1 Pinout

The EFM32HG310 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.7. EFM32HG310 Pinout (top view, not to scale)

Table 5.19. Device Pinout

QFN32 P	in# and Name		Pin Alternate Functionality / Description									
Pin #	Pin Name	Analog	Timers	Communication	Other							
0	VSS	Ground.										
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0							

QFN32 P	Pin# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
	DA4		TIM0_CC0 #6	1200 001 #0	CMU_CLK1 #0
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	PRS_CH1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
4	IOVDD_0	Digital IO power	er supply 0.		
				US0_TX #5/6	
5	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0
	F C0	ACIVIFU_CITIO	PCNT0_S0IN #2	US1_CS #5	FR3_CH2 #0
				I2C0_SDA #4	
				US0_RX #5/6	
6	PC1	ACMP0_CH1	TIM0_CC2 #4	US1_TX #5	PRS_CH3 #0
	POI	ACMPU_CHT	PCNT0_S1IN #2	US1_RX #0	PR3_CH3 #0
				12C0_SCL #4	
7	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4	
, ,	FD/	LFXIAL_F	11W11_CC0#3	US1_CLK #0	
8	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4	
0	F DO	LFXIAL_N	111011_001#3	US1_CS #0	
9	RESETn		tive low. To apply an external r	eset source to this pin, it is reque that reset is released.	ired to only drive this pin low
10	PB11	IDAC0_OUT	TIM1_CC2 #3	US1 CLK#4	CMU_CLK1 #3
10	FDII	IDACU_OUT	PCNT0_S1IN #4	031_CLK #4	ACMP0_O #3
11	AVDD_2	Analog power s	supply 2.		
12	PB13	HFXTAL_P		US0_CLK #4/5	
12	1 013	III XIAL_I		LEU0_TX #1	
13	PB14	HFXTAL_N		US0_CS #4/5	
	1 514			LEU0_RX #1	
14	IOVDD_3	Digital IO powe	er supply 3.		
15	AVDD_0	Analog power s	supply 0.		
16	PD5	ADC0_CH5		LEU0_RX #0	
17	PD6	ADC0 CH6	TIM1_CC0 #4	US1_RX #2/3	ACMP0_O #2
	. 50	7.500_0110	PCNT0_S0IN #3	I2C0_SDA #1	7101111 0_0 1/2
18	PD7	ADC0_CH7	TIM1_CC1 #4	US1_TX #2/3	CMU_CLK0 #2
		7.500_0111	PCNT0_S1IN #3	I2C0_SCL #1	00_02.110 #2
19	VDD_DREG	Power supply f	or on-chip voltage regulator.		
20	DECOUPLE	Decouple outpopin.	ut for on-chip voltage regulator.	An external capacitance of size	C _{DECOUPLE} is required at this
21	USB_VREGI				
22	USB_VREGO				

QFN32 P	in# and Name		Pin Alternat	e Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
23	PC14		TIM0_CDTI1 #1/6 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3 US1_CS #3/4 LEU0_TX #5 USB_DM	PRS_CH0 #2
24	PC15		TIM0_CDTI2 #1/6 TIM1_CC2 #0	US0_CLK#3 US1_CLK#3 LEU0_RX#5 USB_DP	PRS_CH1 #2
25	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX
26	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
27	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4
28	IOVDD_5	Digital IO power	er supply 5.		
29	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2
30	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2
31	PE12	ADC0_CH0	TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3
32	PE13	ADC0_CH1	TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5

5.7.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.20. Alternate functionality overview

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.

LEXTAL_N PB8 PB7 PF2 PC14 put in half duplex communication.	Alternate			L	OCATIO	N			
LEUQ_TX	Functionality	0	1	2	3	4	5	6	Description
LEXTAL_N PB8 PB7 PC14	LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEXTAL_N PB8 LEXTAL_P PB7 LEXTAL_P PB7 LEXTAL_P PB7 LEXTAL_P PB7 LEXTAL_P PB8 LEXTAL_P PB8 LEXTAL_P PB8 LEXTAL_P PB7 LEXTAL_P PB7 LEXTAL_P PB8 LEXTAL_P LAX LOW	LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
Dental	LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
PCNT0_STIN	LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PRS_CH0 PA0 PC14 PF2 Peripheral Reflex System PRS, channel 0. PRS_CH1 PA1 PC15 PE12 Peripheral Reflex System PRS, channel 1. PRS_CH2 PC0 PE10 PE13 Peripheral Reflex System PRS, channel 2. PRS_CH3 PC1 PE11 PA0 Peripheral Reflex System PRS, channel 3. TIM0_CC0 PA0 PA0 PP0 PA1 Timer 0 Capture Compare input / output channel 3. TIM0_CC1 PA1 PA1 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 3. TIM0_CC2 PA2 PA2 PC1 PF2 PF2 Timer 0 Capture Compare input / output channel 2. TIM0_CDT11 PC14 PC15 PC15 Timer 0 Complimentary Dead Time Insertion channel 1. TIM1_CC0 PE10 PB7 PD6 Timer 0 Complimentary Dead Time Insertion channel 2. TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 2. TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 2.	PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PRS_CH1	PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH2 PC0 PE10 PE13 PA0 Peripheral Reflex System PRS, channel 2. PRS_CH3 PC1 PE11 PA0	PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH3 PC1 PE11 PA0 PRO PF0 PA1 Timer 0 Capture Compare input / output channel 3. TIMO_CC1 PA1 PA1 PA1 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 2. TIMO_CC2 PA2 PA2 PA2 PC14 PC15 PC15 PC15 Timer 0 Complimentary Dead Time Insertion channel 1. TIMO_CDTI2 PC14 PC14 PC15 PC15 Timer 1 Capture Compare input / output channel 2. TIMO_CDTI2 PC14 PC14 PC15 PC15 Timer 1 Capture Compare input / output channel 2. TIMO_CDTI2 PC15 PC15 PC15 PC15 Timer 1 Capture Compare input / output channel 1. TIMO_CDTI2 PC14 PC14 PC15 PC15 PC15 PC15 PC15 PC15 PC15 PC15	PRS_CH1	PA1		PC15	PE12				Peripheral Reflex System PRS, channel 1.
TIMO_CC0 PA0 PA0 PA0 PA0 PF0 PA1 Timer 0 Capture Compare input / output channel 0 TIMO_CC1 PA1 PA1 PA1 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 0 TIMO_CC2 PA2 PA2 PA2 PC1 PF2 Timer 0 Capture Compare input / output channel 0 TIMO_CDTI1 PC14 PC14 PC15 Timer 0 Complimentary Dead Time Insertion channel 2 PC15 Timer 0 Complimentary Dead Time Insertion channel 2 TIMO_CDTI2 PC15 PE10 PB7 PD6 Timer 1 Capture Compare input / output channel 0 TIM1_CC0 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 0 TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 0 TIM2_CC0 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 0 TIM2_CC0 PC15 PE12 PB11 Timer 2 Capture Compare input / output channel 0 TIM2_CC1 PC15 PE13 PE13 PE13 PE13 PE13 PE13 USARTO clock input / output . US0_CK PE11 PE12 PB8 PC1 PC1 USARTO Synchronous Receive. US0_RX PE11 PE10 PB7 PC0 PC0 USARTO Synchronous Transmit Also used as receive input in half duplex communication. USARTO Synchronous mode Master Output / Slave Input (MOSI).	PRS_CH2	PC0		PE10	PE13				Peripheral Reflex System PRS, channel 2.
TIM0_CC1 PA1 PA1 PA1 PC0 PF1 PA0 Timer 0 Capture Compare input / output channel 1 TIM0_CC2 PA2 PA2 PC1 PF2 PF2 Timer 0 Capture Compare input / output channel 1 TIM0_CDTI1 PC14 PC14 PC15 PB7 PD6 PC14 Timer 0 Complimentary Dead Time Insertion channel 1 TIM1_CC0 PC15 PB13 PB13 PC1 PC14 Timer 1 Capture Compare input / output channel 1 Timer 1 Capture Compare input / output channel 1 Timer 1 Capture Compare input / output channel 1 Timer 1 Capture Compare input / output channel 1 Timer 1 Capture Compare input / output channel 1 Timer 2 Capture Compare input / output channel 2 Timer 2 Capture Compare input / output channel 2 Timer 2 Capture Compare input / output channel 2 Timer 2 Capture Compare input / output channel 2 Timer 2 Capture Compare input / output channel 2 USO_CLK PC15 PB13 PB13 PB13 PC12 USARTO clock input / output. USO_CS PC15 PC14 PC14 PC14 PC14 PC14 PC14 USARTO clock input / output. USO_CS PC15 PC15 PC14 PC14 PC14 PC14 PC14 USARTO clock input / output. USO_CS PC15 PC16 PC16 PC16 USARTO Synchronous mode Master Input / Slave Output (MISO). USO_TX PC10 PC10 USARTO Synchronous mode Master Output / Slave Output (MISO).	PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIMO_CC2 PA2 PA2 PA2 PC1 PF2 PF2 Timer 0 Capture Compare input / output channel 2 PC14 PC14 PC15 PC15 PC15 PC15 PC15 PC15 PC15 PC15	TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIMO_CDTI1 PC14 PE10 PB7 PD6 Timer 0 Complimentary Dead Time Insertion chan nel 1. TIM1_CC0 PE10 PB7 PD6 Timer 1 Capture Compare input / output channel 0. TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 0. TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 0. TIM2_CC0 PF2 Timer 2 Capture Compare input / output channel 0. TIM2_CC1 PE12 Timer 2 Capture Compare input / output channel 0. TIM2_CC1 PE12 Timer 2 Capture Compare input / output channel 0. TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 0. TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 0. TIM2_CC3 PE13 PB13 PB13 PE12 USARTO clock input / output. US0_CC4 PE12 PB8 PC1 PC1 USARTO clock input / output. US0_CC5 PE13 PE14 PB14 PB14 PE13 USARTO clock input / output. US0_RX PE11 PE12 PB8 PC1 PC1 USARTO Synchronous Receive. US0_RX PE10 USARTO Asynchronous mode Master Input / Slave Output (MISO). USARTO Asynchronous Transmit.Also used as receive input in half duplex communication. USARTO Synchronous mode Master Output / Slave Input (MOSI).	TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIMO_CDTI2 PC15 PC15 PC15 Timer 0 Complimentary Dead Time Insertion channel 2. TIM1_CC0 PE10 PB7 PD6 Timer 1 Capture Compare input / output channel 0. TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 1. Timer 1 Capture Compare input / output channel 1. TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 2. Timer 2 Capture Compare input / output channel 1. TIM2_CC0 PE12 Timer 2 Capture Compare input / output channel 1. TIM2_CC1 PE13 Timer 2 Capture Compare input / output channel 2. Timer 2 Capture Compare input / output channel 2. Timer 2 Capture Compare input / output channel 2. US0_CLK PE12 PC15 PB13 PB13 PB13 PE12 USART0 clock input / output. USART0 Asynchronous Receive. USART0 Synchronous Transmit.Also used as receive input (MISO). USART0 Synchronous mode Master Output / Slave Input (MOSI).	TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM1_CC0 PE10 PB7 PD6 Timer 1 Capture Compare input / output channel 0 TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 1 TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 1 TIM2_CC0 PF2 Timer 2 Capture Compare input / output channel 1 TIM2_CC1 PE12 PE13 Timer 2 Capture Compare input / output channel 1 TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 1 TIM2_CC2 PE13 PB13 PB13 PE12 USART0 clock input / output. US0_CLK PE12 PC14 PB14 PB14 PE13 USART0 clock input / output. US0_CS PE13 PE12 PB8 PC1 PC1 USART0 Synchronous Receive. US0_RX PE11 PE12 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).	TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM1_CC1 PC14 PE11 PB8 PD7 Timer 1 Capture Compare input / output channel 1 TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 2 TIM2_CC0 PF2 Timer 2 Capture Compare input / output channel 2 TIM2_CC1 PE12 Timer 2 Capture Compare input / output channel 2 TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 2 US0_CLK PE12 PC15 PB13 PB13 PE12 USART0 clock input / output. US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE11 PE12 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE10 PE13 PB7 PC0 PC0 USART0 Synchronous mode Master Output / Slave Input (MOSI).	TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC2 PC15 PE12 PB11 Timer 1 Capture Compare input / output channel 2 TIM2_CC0 PF2 Timer 2 Capture Compare input / output channel 2 TIM2_CC1 PE12 Timer 2 Capture Compare input / output channel 1 TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 2 US0_CLK PE12 PC15 PB13 PB13 PE12 USART0 clock input / output. US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE11 PE12 PB8 PC1 PC1 USART0 Synchronous Receive. USART0 Synchronous Transmit.Also used as receive input (MISO). USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave liput (MOSI).	TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM2_CC0 PF2 Timer 2 Capture Compare input / output channel Co	TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM2_CC1 PE12 Timer 2 Capture Compare input / output channel 1 TIM2_CC2 PE13 Timer 2 Capture Compare input / output channel 2 US0_CLK PE12 PC15 PB13 PB13 PE12 USART0 clock input / output. US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE11 PE12 PB8 PC1 PC1 USART0 Synchronous Receive. US0_RX PE10 PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Output (MISO). USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input / MOSI).	TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC2 US0_CLK PE12 PC15 PB13 PB13 PB13 PE12 USART0 clock input / output. US0_CS PE13 PC14 PB14 PB14 PB14 PE13 USART0 chip select input / output. USART0 Asynchronous Receive. USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE10 PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).	TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
US0_CLK PE12 PC15 PB13 PB13 PE12 USART0 clock input / output. US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE11 PE12 PB8 PC1 PC1 USART0 Asynchronous Receive. US0_RX PE10 PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave input (MOSI).	TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
US0_CS PE13 PC14 PB14 PB14 PE13 USART0 chip select input / output. US0_RX PE11 PB8 PC1 PC1 USART0 Asynchronous Receive. US0_RX PE11 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE10 PE13 PB7 PC0 PC0 USART0 Asynchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous Transmit. Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).	TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_RX PE11 PB8 PC1 PC1 USART0 Asynchronous Receive. US0_RX PE11 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE10 PE13 PB7 PC0 PC0 USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Output (MOSI).	US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_RX PE11 PB8 PC1 PC1 USART0 Synchronous mode Master Input / Slave Output (MISO). US0_TX PE10 PE13 PB7 PC0 PC0 USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave Input (MOSI).	US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
US0_TX PE10 PE13 PB7 PC0 PC0 USARTO Synchronous Transmit.Also used as receive input in half duplex communication. USARTO Synchronous Transmit.Also used as receive input in half duplex communication. USARTO Synchronous mode Master Output / Slav Input (MOSI).									USART0 Asynchronous Receive.
US0_TX PE10 PE13 PB7 PC0 PC0 ceive input in half duplex communication. USART0 Synchronous mode Master Output / Slav Input (MOSI).	US0_RX	PE11			PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
USART0 Synchronous mode Master Output / Slav Input (MOSI).	LICO TV	DE40			DE42	DD7	DCO	DCO	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
US1_CLK PB7 PF0 PC15 PB11 USART1 clock input / output.	U50_1X	PETU			PE13	PB/	PCU	PCU	USART0 Synchronous mode Master Output / Slave Input (MOSI).
	US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS PB8 PF1 PC14 PC0 USART1 chip select input / output.	US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
US1_RX	PC1		PD6	PD6	PA0			USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PC14							USB D- pin.
USB_DMPU	PA0							USB D- Pullup control.
USB_DP	PC15							USB D+ pin.
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

5.7.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG310 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.21. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	-	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

5.8 EFM32HG321 (TQFP48)

5.8.1 Pinout

The EFM32HG321 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.8. EFM32HG321 Pinout (top view, not to scale)

Table 5.22. Device Pinout

QFP48 P	in# and Name		Pin Alternate		
Pin#	Pin Name	Analog	Timers	Communication	Other
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0

QFP48 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
2	DA4		TIM0_CC0 #6	1200 001 #0	CMU_CLK1 #0
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	PRS_CH1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
4	IOVDD_0	Digital IO power	er supply 0.		
5	VSS	Ground.			
				US0_TX #5/6	
6	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0
6	PCU	ACMPU_CHU	PCNT0_S0IN #2	US1_CS #5	PR5_CH2 #0
				I2C0_SDA #4	
				US0_RX #5/6	
7	DO4	A ONADO OLIA	TIM0_CC2 #4	US1_TX #5	DD0 0110 #0
7	PC1	ACMP0_CH1	PCNT0_S1IN #2	US1_RX #0	PRS_CH3 #0
				I2C0_SCL #4	
8	PC2	ACMP0_CH2	TIM0_CDTI0 #4	US1_RX #5	
9	PC3	ACMP0_CH3	TIM0_CDTI1 #4	US1_CLK #5	
10	PC4	ACMP0_CH4	TIM0_CDTI2 #4		GPIO_EM4WU6
11	DD7	LEVIAL D	TIMA CCO #2	US0_TX #4	
11	PB7	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0	
12	DDO	LEVIAL N	TIMA CC4 #2	US0_RX #4	
12	PB8	LFXTAL_N	TIM1_CC1 #3	US1_CS #0	
13	PA8		TIM2_CC0 #0		
14	PA9		TIM2_CC1 #0		
15	PA10		TIM2_CC2 #0		
16	RESETn		tive low. To apply an external rend let the internal pull-up ensure	eset source to this pin, it is requet that reset is released.	ired to only drive this pin low
47	DD44	IDAGO OUT	TIM1_CC2 #3	1104 0114 #4	CMU_CLK1 #3
17	PB11	IDAC0_OUT	PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3
18	VSS	Ground.			
19	AVDD_1	Analog power s	supply 1.		
20	DD40	UEVEAL D		US0_CLK #4/5	
20	PB13	HFXTAL_P		LEU0_TX #1	
24	DD4.4	LIEVTAI NI		US0_CS #4/5	
21	PB14	HFXTAL_N		LEU0_RX #1	
22	IOVDD_3	Digital IO power	er supply 3.		
23	AVDD_0	Analog power s	supply 0.		
24	PD4	ADC0_CH4		LEU0_TX #0	

QFP48 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
25	PD5	ADC0_CH5		LEU0_RX #0	
00	DDO	4D00 0110	TIM1_CC0 #4	US1_RX #2/3	A CAMPO O #0
26	PD6	ADC0_CH6	PCNT0_S0IN #3	I2C0_SDA #1	ACMP0_O #2
07	557	4000 0117	TIM1_CC1 #4	US1_TX #2/3	01411 01170 //0
27	PD7	ADC0_CH7	PCNT0_S1IN #3	I2C0_SCL #1	CMU_CLK0 #2
28	VDD_DREG	Power supply f	or on-chip voltage regulator.		
29	DECOUPLE	Decouple outpopin.	ut for on-chip voltage regulator.	An external capacitance of size	C _{DECOUPLE} is required at this
30	PC8		TIM2_CC0 #2	US0_CS #2	
31	PC9		TIM2_CC1 #2	US0_CLK #2	GPIO_EM4WU2
32	PC10		TIM2_CC2 #2	US0_RX #2	
33	USB_VREGI				
34	USB_VREGO				
			TIMO CDTI1 #1/6	US0_CS #3	
35	PC14		TIM0_CDTI1 #1/6	US1_CS #3/4	DDC CH0#2
35	PC14		TIM1_CC1 #0	LEU0_TX #5	PRS_CH0 #2
			PCNT0_S1IN #0	USB_DM	
				US0_CLK #3	
36	PC15		TIM0_CDTI2 #1/6	US1_CLK #3	PRS_CH1 #2
30	PCIS		TIM1_CC2 #0	LEU0_RX #5	PR3_CH1#2
				USB_DP	
				US1_CLK #2	DBG_SWCLK #0
37	PF0		TIM0_CC0 #5	LEU0_TX #3	BOOT_TX
				I2C0_SDA #5	B001_1X
				US1_CS #2	DBG_SWDIO #0
38	PF1		TIM0_CC1 #5	LEU0_RX #3	GPIO_EM4WU3
				I2C0_SCL #5	BOOT_RX
			TIM0_CC2 #5/6	US1_TX #4	CMU_CLK0 #3
39	PF2		TIM2_CC0 #3	LEU0_TX #4	PRS_CH0 #3
			1 11V12_CC0 #3	LE00_1X #4	GPIO_EM4WU4
40	PF3		TIM0_CDTI0 #5		PRS_CH0 #1
41	PF4		TIM0_CDTI1 #5		PRS_CH1 #1
42	PF5		TIM0_CDTI2 #5		PRS_CH2 #1
43	IOVDD_5	Digital IO power	er supply 5.		
44	VSS	Ground.			
45	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2

QFP48 P	in# and Name	Pin Alternate Functionality / Description									
Pin#	Pin Name	Analog	Timers	Communication	Other						
46	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2						
			TIMA CC2 #4	US0_RX #3	CMIL CLICA #2						
47	47 PE12	ADC0_CH0	TIM1_CC2 #1	US0_CLK #0/6	CMU_CLK1 #2						
			TIM2_CC1 #3	I2C0_SDA #6	PRS_CH1 #3						
				US0_TX #3	ACMP0_O #0						
48	48 PE13	PE13 ADC0_CH1	TIM2_CC2 #3	US0_CS #0/6	PRS_CH2 #3						
				I2C0_SCL #6	GPIO_EM4WU5						

5.8.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.23. Alternate functionality overview

Alternate				LOCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4

Alternate			L	OCATIO)N			
Functionality	0	1	2	3	4	5	6	Description
GPIO_EM4WU6	PC4							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX	PD4	PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0	PF3	PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4	PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5	PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0					PC2	PF3		Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1		PC14			PC3	PF4	PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15			PC4	PF5	PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8		PC8	PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9		PC9	PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10		PC10	PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12		PC9	PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13		PC8	PC14	PB14	PB14	PE13	USART0 chip select input / output.

Alternate			l	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
								USART0 Asynchronous Receive.
US0_RX	PE11		PC10	PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0_TX	PE10			PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication. USART0 Synchronous mode Master Output / Slave
								Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11	PC3		USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6	PD6	PA0	PC2		USART1 Synchronous mode Master Input / Slave Output (MISO).
US1 TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
001_1X					1112			USART1 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PC14							USB D- pin.
USB_DMPU	PA0							USB D- Pullup control.
USB_DP	PC15							USB D+ pin.
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

5.8.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG321 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.24. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	PA10	PA9	PA8	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	PC10	PC9	PC8	-	-	-	PC4	PC3	PC2	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	_	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

5.9 EFM32HG322 (TQFP48)

5.9.1 Pinout

The EFM32HG322 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.9. EFM32HG322Pinout (top view, not to scale)

Table 5.25. Device Pinout

QFP48 P	in# and Name		Pin Alternate		
Pin#	Pin Name	Analog	Timers	Communication	Other
1	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0

QFP48 P	in# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
2	DA4		TIM0_CC0 #6	1200 001 #0	CMU_CLK1 #0
2	PA1		TIM0_CC1 #0/1	I2C0_SCL #0	PRS_CH1 #0
3	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
4	IOVDD_0	Digital IO power	er supply 0.		
5	VSS	Ground.			
				US0_TX #5/6	
6	PC0	ACMP0_CH0	TIM0_CC1 #4	US1_TX #0	PRS_CH2 #0
6	PCU	ACMPU_CHU	PCNT0_S0IN #2	US1_CS #5	PR5_CH2 #0
				I2C0_SDA #4	
				US0_RX #5/6	
7	DO4	A ONADO OLIA	TIM0_CC2 #4	US1_TX #5	DD0 0110 #0
7	PC1	ACMP0_CH1	PCNT0_S1IN #2	US1_RX #0	PRS_CH3 #0
				I2C0_SCL #4	
8	PC2	ACMP0_CH2	TIM0_CDTI0 #4	US1_RX #5	
9	PC3	ACMP0_CH3	TIM0_CDTI1 #4	US1_CLK #5	
10	PC4	ACMP0_CH4	TIM0_CDTI2 #4		GPIO_EM4WU6
11	DD7	LEVIAL D	TIMA CCO #2	US0_TX #4	
11	PB7	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0	
12	DDO	LEVIAL N	TIMA CC4 #2	US0_RX #4	
12	PB8	LFXTAL_N	TIM1_CC1 #3	US1_CS #0	
13	PA8		TIM2_CC0 #0		
14	PA9		TIM2_CC1 #0		
15	PA10		TIM2_CC2 #0		
16	RESETn		tive low. To apply an external rend let the internal pull-up ensure	eset source to this pin, it is requet that reset is released.	ired to only drive this pin low
47	DD44	IDAGO OUT	TIM1_CC2 #3	1104 0114 #4	CMU_CLK1 #3
17	PB11	IDAC0_OUT	PCNT0_S1IN #4	US1_CLK #4	ACMP0_O #3
18	VSS	Ground.			
19	AVDD_1	Analog power s	supply 1.		
20	DD40	UEVEAL D		US0_CLK #4/5	
20	PB13	HFXTAL_P		LEU0_TX #1	
24	DD4.4	LIEVTAI NI		US0_CS #4/5	
21	PB14	HFXTAL_N		LEU0_RX #1	
22	IOVDD_3	Digital IO power	er supply 3.		
23	AVDD_0	Analog power s	supply 0.		
24	PD4	ADC0_CH4		LEU0_TX #0	

QFP48 P	in# and Name		Pin Alternate	Functionality / Description						
Pin #	Pin Name	Analog	Timers	Communication	Other					
25	PD5	ADC0_CH5		LEU0_RX #0						
00	DDC	AD00 0110	TIM1_CC0 #4	US1_RX #2/3	A CNAPO - O #0					
26	PD6	ADC0_CH6	PCNT0_S0IN #3	I2C0_SDA #1	ACMP0_O #2					
0.7	DD7	AD00 0117	TIM1_CC1 #4	US1_TX #2/3	OMIL OLIVO #0					
27	PD7	ADC0_CH7	PCNT0_S1IN #3	I2C0_SCL #1	CMU_CLK0 #2					
28	VDD_DREG	Power supply f	or on-chip voltage regulator.							
29	DECOUPLE	Decouple outpo	couple output for on-chip voltage regulator. An external capacitance of size $C_{DECOUPLE}$ is required at .							
30	PC8		TIM2_CC0 #2	US0_CS #2						
31	PC9		TIM2_CC1 #2	US0_CLK #2	GPIO_EM4WU2					
32	PC10		TIM2_CC2 #2	US0_RX #2						
33	USB_VREGI									
34	USB_VREGO									
			TIMO CDTI1 #1/6	US0_CS #3						
25	PC14		TIM0_CDTI1 #1/6	US1_CS #3/4	DDC CH0#2					
35	PC14		TIM1_CC1 #0	LEU0_TX #5	PRS_CH0 #2					
			PCNT0_S1IN #0	USB_DM						
				US0_CLK #3						
36	PC15		TIM0_CDTI2 #1/6	US1_CLK #3	DDC CU1#2					
36	PCIS		TIM1_CC2 #0	LEU0_RX #5	PRS_CH1 #2					
				USB_DP						
				US1_CLK #2	DBG_SWCLK #0					
37	PF0		TIM0_CC0 #5	LEU0_TX #3	BOOT_TX					
				I2C0_SDA #5	B001_1X					
				US1_CS #2	DBG_SWDIO #0					
38	PF1		TIM0_CC1 #5	LEU0_RX #3	GPIO_EM4WU3					
				I2C0_SCL #5	BOOT_RX					
			TIM0_CC2 #5/6	US1_TX #4	CMU_CLK0 #3					
39	PF2		TIM2_CC0 #3	LEU0_TX #4	PRS_CH0 #3					
			11WI2_CC0 #3	LE00_1X #4	GPIO_EM4WU4					
40	PF3		TIM0_CDTI0 #5		PRS_CH0 #1					
41	PF4		TIM0_CDTI1 #5		PRS_CH1 #1					
42	PF5		TIM0_CDTI2 #5		PRS_CH2 #1					
43	IOVDD_5	Digital IO power	er supply 5.							
44	VSS	Ground.								
45	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2					

QFP48 P	in# and Name		Pin Alternate	Functionality / Description	
Pin#	Pin Name	Analog	Timers	Communication	Other
46	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2
		TIM4 CC2 #4	US0_RX #3	CMIL CLI/1 #2	
47	PE12	ADC0_CH0	TIM1_CC2 #1	US0_CLK #0/6	CMU_CLK1 #2
			TIM2_CC1 #3	I2C0_SDA #6	PRS_CH1 #3
				US0_TX #3	ACMP0_O #0
48	PE13	ADC0_CH1	TIM2_CC2 #3	US0_CS #0/6	PRS_CH2 #3
				I2C0_SCL #6	GPIO_EM4WU5

5.9.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.26. Alternate functionality overview

Alternate				LOCATIO	N				
Functionality	0	1	2	3	4	5	6	Description	
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.	
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.	
ACMP0_CH2	PC2							Analog comparator ACMP0, channel 2.	
ACMP0_CH3	PC3							Analog comparator ACMP0, channel 3.	
ACMP0_CH4	PC4							Analog comparator ACMP0, channel 4.	
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.	
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.	
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.	
ADC0_CH4	PD4							Analog to digital converter ADC0, input channel number 4.	
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.	
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.	
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.	
BOOT_RX	PF1							Bootloader RX.	
BOOT_TX	PF0							Bootloader TX.	
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.	
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.	
								Debug-interface Serial Wire clock input.	
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.	
								Debug-interface Serial Wire data input / output.	
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.	
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4	
GPIO_EM4WU2	PC9							Pin can be used to wake the system up from EM4	
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4	
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4	
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4	

Alternate LOCATION			N					
Functionality	0	1	2	3	4	5	6	Description
GPIO_EM4WU6	PC4							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX	PD4	PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0	PF3	PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1	PF4	PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0	PF5	PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0					PC2	PF3		Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1		PC14			PC3	PF4	PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15			PC4	PF5	PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8		PC8	PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9		PC9	PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10		PC10	PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12		PC9	PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13		PC8	PC14	PB14	PB14	PE13	USART0 chip select input / output.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
								USART0 Asynchronous Receive.
US0_RX	PE11		PC10	PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
US0 TX	PE10			PE13	PB7	PC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
030_1X				I LIS	T D7	1 00	1 60	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11	PC3		USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1		PD6	PD6	PA0	PC2		USART1 Synchronous mode Master Input / Slave Output (MISO).
US1 TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
001_1X					1112			USART1 Synchronous mode Master Output / Slave Input (MOSI).
USB_DM	PC14							USB D- pin.
USB_DMPU	PA0							USB D- Pullup control.
USB_DP	PC15							USB D+ pin.
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output

5.9.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG322 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.27. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	PA10	PA9	PA8	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	PC10	PC9	PC8	-	-	-	PC4	PC3	PC2	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	PD4	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

5.10 EFM32HG350 (CSP36)

5.10.1 Pinout

The EFM32HG350 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.




Figure 5.10. EFM32HG350 Pinout (top view, not to scale)

Table 5.28. Device Pinout

CSP36 P	in# and Name				
Pin#	Pin Name	Analog	Timers	Communication	Other
			TIM0 CDTI1 #1/6	US0_CS #3	
Λ1	A1 PC14		_	US1_CS #3/4	PRS CH0 #2
A		TIM1_CC1 #0	LEU0_TX #5	PR3_Cn0 #2	
		PCNT0_S1IN #0		USB_DM	

CSP36 F	Pin# and Name		Pin Alternate	Functionality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
A2	PC15		TIM0_CDTI2 #1/6 TIM1_CC2 #0	US0_CLK #3 US1_CLK #3 LEU0_RX #5 USB_DP	PRS_CH1 #2
А3	VSS	Ground.			
A4	IOVDD_5	Digital IO powe	er supply 5.		
A5	PE12	ADC0_CH0	TIM1_CC2 #1 TIM2_CC1 #3	US0_RX #3 US0_CLK #0/6 I2C0_SDA #6	CMU_CLK1 #2 PRS_CH1 #3
A6	PA0		TIM0_CC1 #6 TIM0_CC0 #0/1/4 PCNT0_S0IN #4	USB_DMPU #0 US1_RX #4 LEU0_RX #4 I2C0_SDA #0	PRS_CH0 #0 PRS_CH3 #3 GPIO_EM4WU0
B1	USB_VREGI				
B2	PF0		TIM0_CC0 #5	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK#0 BOOT_TX
В3	PF2		TIM0_CC2 #5/6 TIM2_CC0 #3	US1_TX #4 LEU0_TX #4	CMU_CLK0 #3 PRS_CH0 #3 GPIO_EM4WU4
B4	PE10		TIM1_CC0 #1	US0_TX #0	PRS_CH2 #2
B5	PE13	ADC0_CH1	TIM2_CC2 #3	US0_TX #3 US0_CS #0/6 I2C0_SCL #6	ACMP0_O #0 PRS_CH2 #3 GPIO_EM4WU5
В6	PA1		TIM0_CC0 #6 TIM0_CC1 #0/1	I2C0_SCL #0	CMU_CLK1 #0 PRS_CH1 #0
C1	USB_VREGO				
C2	VDD_DREG	Power supply f	or on-chip voltage regulator.		
C3	PF1		TIM0_CC1 #5	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0 GPIO_EM4WU3 BOOT_RX
C4	PE11		TIM1_CC1 #1	US0_RX #0	PRS_CH3 #2
C5	PA2		TIM0_CC2 #0/1		CMU_CLK0 #0
C6	IOVDD_0 DECOUPLE	Digital IO power Decouple outpoor		An external capacitance of size	C _{DECOUPLE} is required at this

CSP36 P	in# and Name		Pin Alternate	Functionality / Description	
Pin#	Pin Name	Analog	Timers	Communication	Other
D2	VSS_DREG	Ground for on-			
D3	D3 PD6	ADC0_CH6	TIM1_CC0 #4	US1_RX #2/3	ACMD0 0 #3
DS	FD0	ADCU_CH6	PCNT0_S0IN #3	I2C0_SDA #1	ACMP0_O #2
				US0_RX #5/6	
D4	PC1	ACMP0_CH1	TIM0_CC2 #4	US1_TX #5	PRS_CH3 #0
D4	FOI	ACIVIFU_CITI	PCNT0_S1IN #2	US1_RX #0	FR3_CH3 #0
				I2C0_SCL #4	
				US0_TX #5/6	
D5	PC0	ACMP0 CH0	TIM0_CC1 #4	US1_TX #0	PRS CH2#0
טט	PCU	ACIVIPU_CHU	PCNT0_S0IN #2	US1_CS #5	PR5_CH2 #0
				I2C0_SDA #4	
D6	VSS	Ground.			
E1	PD7	ADC0 CH7	TIM1_CC1 #4	US1_TX #2/3	CMIT CLKO #3
E1	PDI	ADC0_CH7	PCNT0_S1IN #3	I2C0_SCL #1	CMU_CLK0 #2
E2	VSS	Ground.			
E3	AVSS_0	Analog ground	0.		
E4	AVDD_0	Analog power s	supply 0.		
E5	RESETn		tive low. To apply an external rend let the internal pull-up ensure		ired to only drive this pin low
E6	DD7	LEVIAL D	TIM1 CC0 #3	US0_TX #4	
E6	PB7	LFXTAL_P	TIM1_CC0 #3	US1_CLK #0	
F1	PD5	ADC0_CH5		LEU0_RX #0	
F2	PB14	HFXTAL_N		US0_CS #4/5	
Γ2	FD14	HEXTAL_IN		LEU0_RX #1	
F3	DD42	LIEVTAL D		US0_CLK #4/5	
гэ	PB13	HFXTAL_P		LEU0_TX #1	
F4	AVDD_1	Analog power s	supply 1.		
F5	PB11	IDAC0_OUT	TIM1_CC2 #3	US1_CLK #4	CMU_CLK1 #3
FS	PDII	IDACU_OUT	PCNT0_S1IN #4	031_CLK #4	ACMP0_O #3
F6	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4	
FU	FD0	LEATAL_IN		US1_CS #0	

5.10.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

Table 5.29. Alternate functionality overview

Alternate				LOCATIO	ON			
Functionality	0	1	2	3	4	5	6	Description
ACMP0_CH0	PC0							Analog comparator ACMP0, channel 0.
ACMP0_CH1	PC1							Analog comparator ACMP0, channel 1.
ACMP0_O	PE13		PD6	PB11				Analog comparator ACMP0, digital output.
ADC0_CH0	PE12							Analog to digital converter ADC0, input channel number 0.
ADC0_CH1	PE13							Analog to digital converter ADC0, input channel number 1.
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PF1							Bootloader RX.
BOOT_TX	PF0							Bootloader TX.
CMU_CLK0	PA2		PD7	PF2				Clock Management Unit, clock output number 0.
CMU_CLK1	PA1		PE12	PB11				Clock Management Unit, clock output number 1.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0							Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1							Note that this function is enabled to pin out of reset, and has a built-in pull up.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7			PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6			PC0	PF0	PE12	I2C0 Serial Data input / output.
IDAC0_OUT	PB11							IDAC0 output.

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
LEU0_RX	PD5	PB14		PF1	PA0	PC15		LEUART0 Receive input.
LEU0_TX		PB13		PF0	PF2	PC14		LEUART0 Transmit output. Also used as receive input in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin.
LFXTAL_P	PB7							Low Frequency Crystal (typically 32.768 kHz) positive pin.
PCNT0_S0IN			PC0	PD6	PA0			Pulse Counter PCNT0 input number 0.
PCNT0_S1IN	PC14		PC1	PD7	PB11			Pulse Counter PCNT0 input number 1.
PRS_CH0	PA0		PC14	PF2				Peripheral Reflex System PRS, channel 0.
PRS_CH1	PA1		PC15	PE12				Peripheral Reflex System PRS, channel 1.
PRS_CH2	PC0		PE10	PE13				Peripheral Reflex System PRS, channel 2.
PRS_CH3	PC1		PE11	PA0				Peripheral Reflex System PRS, channel 3.
TIM0_CC0	PA0	PA0			PA0	PF0	PA1	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	PA1	PA1			PC0	PF1	PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	PA2	PA2			PC1	PF2	PF2	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI1		PC14					PC14	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2		PC15					PC15	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0		PE10		PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11		PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12		PB11				Timer 1 Capture Compare input / output channel 2.
TIM2_CC0				PF2				Timer 2 Capture Compare input / output channel 0.
TIM2_CC1				PE12				Timer 2 Capture Compare input / output channel 1.
TIM2_CC2				PE13				Timer 2 Capture Compare input / output channel 2.
US0_CLK	PE12			PC15	PB13	PB13	PE12	USART0 clock input / output.
US0_CS	PE13			PC14	PB14	PB14	PE13	USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11			PE12	PB8	PC1	PC1	USART0 Synchronous mode Master Input / Slave Output (MISO).
LISO TV	DE40			DE42	DD7	DC0	PC0	USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.
US0_TX	PE10			PE13	PB7	PC0	PCU	USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7		PF0	PC15	PB11			USART1 clock input / output.
US1_CS	PB8		PF1	PC14	PC14	PC0		USART1 chip select input / output.

Alternate				LOCATIO	ON									
Functionality	0	1	2	3	4	5	6	Description						
US1_RX	PC1		PD6	PD6	PA0			USART1 Asynchronous Receive. USART1 Synchronous mode Master Input / Slave Output (MISO).						
US1_TX	PC0		PD7	PD7	PF2	PC1		USART1 Asynchronous Transmit.Also used as receive input in half duplex communication. USART1 Synchronous mode Master Output / Slave Input (MOSI).						
USB_DM	PC14							USB D- pin.						
USB_DMPU	PA0							USB D- Pullup control.						
USB_DP	PC15							USB D+ pin.						
USB_VREGI	USB_V REGI							USB Input to internal 3.3 V regulator						
USB_VREGO	USB_V REGO							USB Decoupling for internal 3.3 V USB regulator and regulator output						

5.10.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32HG350 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.30. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	-	-	-	PA2	PA1	PA0
Port B	-	PB14	PB13	-	PB11	-	-	PB8	PB7	-	-	-	-	-	-	-
Port C	PC15	PC14	-	-	-	-	-	-	-	-	-	-	-	-	PC1	PC0
Port D	-	-	-	-	-	-	-	-	PD7	PD6	PD5	-	-	-	-	-
Port E	-	-	PE13	PE12	PE11	PE10	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	-	-	-	PF2	PF1	PF0

6. CSP36 Package Specifications

6.1 CSP36 Package Dimensions




Figure 6.1. CSP81

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. Primary datum "C" and seating plane are defined by the spherical crowns of the solder balls.
- 4. Dimension "b" is measured at the maximum solder bump diameter, parallel to primary datum "C".
- $5. \, Recommended \, card \, reflow \, profile \, is \, per \, the \, JEDEC/IPC \, J-STD-020C \, specification \, for \, Small \, Body \, Components.$

Table 6.1. CSP36 (Dimensions in mm)

Symbol	Α	A1	A2	b	S	D	Е	е	D1	E1	SD	SE	n	aaa	bbb	ссс	ddd
Min	0.491	0.17	0.036	0.23	0.3075												
Nom	0.55	-	0.040	-	0.31	3.016 BSC.	2.891 BSC.			2.00 BSC.	0.2	0.2	36	0.03	0.06	0.05	0.015
Max	0.609	0.23	0.044	0.29	0.3125												

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

6.2 CSP36 PCB Layout




Figure 6.2. CSP36 PCB Land Pattern

Table 6.2. CSP36 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
X	0.20
C1	2.00
C2	2.00
E1	0.40
E2	0.40




Figure 6.3. CSP36 PCB Solder Mask

Table 6.3. CSP36 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
X	0.26
C1	2.00
C2	2.00
E1	0.40
E2	0.40




Figure 6.4. CSP36 PCB Stencil Design

Table 6.4. CSP36 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
X	0.20
C1	2.00
C2	2.00
E1	0.40
E2	0.40

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.075 mm (3 mils).
- 6. For detailed pin-positioning, see Pin Definitions.

6.3 CSP36 Chip Marking

In the illustration below package fields and position are shown.




Figure 6.5. Example Chip Marking (Top View)

6.4 CSP36 Environmental

WLCSP devices can be handled and soldered using industry standard surface mount assembly techniques. However, because WLCSP devices are essentially a piece of silicon and are not encapsulated in plastic, they are susceptible to mechanical damage and may be sensitive to light. When WLCSPs must be used in an environment exposed to light, it may be necessary to cover the top and sides with an opaque material.

7. QFN24 Package Specifications

7.1 QFN24 Package Dimensions




Figure 7.1. QFN24

Note:

- 1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional.

Table 7.1. QFN (Dimensions in mm)

Symbol	A	A1	А3	b	D	E	D2	E2	е	L	L1	aaa	bbb	ссс	ddd	eee
Min	0.80	0.00		0.25			3.50	3.50		0.35	0.00					
Nom	0.85	_	0.203 REF	0.30	5.00 BSC	5.00 BSC	3.60	3.60	0.65 BSC	0.40		0.10	0.10	0.10	0.05	0.08
Max	0.90	0.05		0.35			3.70	3.70		0.45	0.10					

The QFN24 package uses matte-Sn post plated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/guality/pages/default.aspx.

7.2 QFN24 PCB Layout




Figure 7.2. QFN24 PCB Land Pattern

Table 7.2. QFN24 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Pin Number	Symbol	Pin Number
а	0.80	P1	1	P8	24
b	0.30	P2	6	P9	0
С	0.65	P3	7	-	-
d	5.00	P4	12	-	-
е	5.00	P5	13	-	-
f	3.60	P6	18	-	-
g	3.60	P7	19	-	-




Figure 7.3. QFN24 PCB Solder Mask

Table 7.3. QFN24 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.92
b	0.42
С	0.65

Symbol	Dim. (mm)
d	5.00
е	5.00
f	3.72
g	3.72




Figure 7.4. QFN24 PCB Stencil Design

Table 7.4. QFN24 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.60
b	0.25
С	0.65
d	5.00
е	5.00
х	1.00
у	1.00
z	0.50

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Pin Definitions.

7.3 QFN24 Package Marking

In the illustration below package fields and position are shown.




Figure 7.5. Example Chip Marking (Top View)

8. QFN32 Package Specifications

8.1 QFN32 Package Dimensions




Figure 8.1. QFN32

Note:

- 1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
- 2. All dimensions are in millimeters. Angles are in degrees.
- 3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
- 4. Coplanarity applies to the exposed heat slug as well as the terminal.
- 5. Radius on terminal is optional.

Table 8.1. QFN32 (Dimensions in mm)

Symbol	A	A1	A3	b	D	E	D2	E2	е	L	L1	aaa	bbb	ссс	ddd	eee
Min	0.80	0.00		0.25			4.30	4.30		0.30	0.00					
Nom	0.85	_	0.203 REF	0.30	6.00 BSC	6.00 BSC	4.40	4.40	0.65 BSC	0.35		0.10	0.10	0.10	0.05	0.08
Max	0.90	0.05		0.35			4.50	4.50		0.40	0.10					

The QFN32 package uses matte-Sn post plated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/guality/pages/default.aspx.

8.2 QFN32 PCB Layout




Figure 8.2. QFN32 PCB Land Pattern

Table 8.2. QFN32 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Pin Number	Symbol	Pin Number
а	0.80	P1	1	P6	24
b	0.35	P2	8	P7	25
С	0.65	P3	26	P8	32
d	6.00	P4	16	P9	0
е	6.00	P5	17		
f	4.40				
g	4.40				




Figure 8.3. QFN32 PCB Solder Mask

Table 8.3. QFN32 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.92
b	0.47
С	0.65

Symbol	Dim. (mm)
d	6.00
е	6.00
f	4.52
g	4.52




Figure 8.4. QFN32 PCB Stencil Design

Table 8.4. QFN32 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.70
b	0.25
С	0.65
d	6.00
е	6.00
х	1.30
у	1.30
z	0.50

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Pin Definitions.

8.3 QFN32 Package Marking

In the illustration below package fields and position are shown.




Figure 8.5. Example Chip Marking (Top View)

9. TQFP48 Package Specifications

9.1 TQFP48 Package Dimensions




Figure 9.1. TQFP48

- 1. Dimensions and tolerance per ASME Y14.5M-1994.
- 2. Control dimension: Millimeter.
- 3. Datum plane AB is located at bottom of lead and is coincident with the lead where the lead exists from the plastic body at the bottom of the parting line.
- 4. Datums T, U and Z to be determined at datum plane AB.
- 5. Dimensions S and V to be determined at seating plane AC.
- 6. Dimensions A and B do not include mold protrusion. Allowable protrusion is 0.250 per side. Dimensions A and B do include mold mismatch and are determined at datum AB.
- 7. Dimension D does not include dambar protrusion. Dambar protrusion shall not cause the D dimension to exceed 0.350.
- 8. Minimum solder plate thickness shall be 0.0076.
- 9. Exact shape of each corner is optional.

Table 9.1. QFP48 (Dimensions in mm)

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
А	_	7.000 BSC	_	M	_	12DEG REF	
A1	_	3.500 BSC	_	N	0.090	_	0.160
В	_	7.000 BSC	_	Р	_	0.250 BSC	_
B1	_	3.500 BSC	_	R	0.150	_	0.250
С	1.000	_	1.200	S	_	9.000 BSC	_

DIM	MIN	NOM	MAX	DIM	MIN	NOM	MAX
D	0.170	_	0.270	S1	_	4.500 BSC	_
E	0.950	_	1.050	V	_	9.000 BSC	_
F	0.170	_	0.230	V1	_	4.5000 BSC	_
G	_	0.500 BSC	_	W	_	0.200 BSC	_
Н	0.050	_	0.150	AA	_	1.000BSC	_
J	0.090	_	0.200				
K	0.500	_	0.700				
L	0DEG	_	7DEG				

The TQFP48 package is 7 by 7 mm in size and has a 0.5 mm pin pitch.

The TQFP48 package uses matte-Sn post plated leadframe.

All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see: http://www.silabs.com/support/quality/pages/default.aspx.

9.2 TQFP48 PCB Layout




Figure 9.2. TQFP48 PCB Land Pattern

Table 9.2. TQFP48 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)	Symbol	Pin Number	Symbol	Pin Number
а	1.60	P1	1	P6	36
b	0.30	P2	12	P7	37
С	0.50	P3	13	P8	48
d	8.50	P4	24		
е	8.50	P5	25		




Figure 9.3. TQFP48 PCB Solder Mask

Table 9.3. TQFP48 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	1.72
b	0.42
С	0.50
d	8.50
е	8.50




Figure 9.4. TQFP48 PCB Stencil Design

Table 9.4. TQFP48 PCB Stencil Design Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	1.50
b	0.20
С	0.50
d	8.50
е	8.50

- 1. The drawings are not to scale.
- 2. All dimensions are in millimeters.
- 3. All drawings are subject to change without notice.
- 4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
- 5. Stencil thickness 0.125 mm.
- 6. For detailed pin-positioning, see Pin Definitions.

9.3 TQFP48 Package Marking

In the illustration below package fields and position are shown.




Figure 9.5. Example Chip Marking (Top View)

10. Chip Revision, Solder Information, Errata

10.1 Chip Revision

The revision of a chip can be determined from the "Revision" field in the package marking.

10.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

10.3 Errata

See the errata document for description and resolution of device errata. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

11. Revision History

Revision 2.30

April, 2020

- 2. Ordering Information Corrected the ordering code from EFM32HGxxxFxx to EFM32HGxxxFxxG for -40 to +85 °C temperature grade and updated ordering code decoder.
- In 4.11 Analog Digital Converter (ADC):
 - Input ON resistance (R_{ADCIN}) changed from 1 M Ω minimum to 300 Ω minimum and 800 Ω maximum.
 - Added test conditions for missing codes specification (MC_{ADC}).

Revision 2.20

August, 2019

- · Updated 2. Ordering Information for release of revision C devices.
- 4.8 Flash Added word write cycles between erase (WWC_{FLASH}) specification.

Revision 2.10

October, 2018

- 1. Feature List Added temperature range for EFM32HGxxxFxxN part numbers.
- 2. Ordering Information Added EFM32HGxxxFxxN part numbers and updated ordering code decoder.
- · Added ADC0 CH[1:0] to Configuration Summary sections:
 - 3.2.2 EFM32HG110
 - 3.2.3 EFM32HG210
 - 3.2.4 EFM32HG222
 - 3.2.6 EFM32HG309
 - 3.2.7 EFM32HG310
 - 3.2.8 EFM32HG321
 - 3.2.9 EFM32HG322
 - 3.2.10 EFM32HG350
- 4.2 Absolute Maximum Ratings Removed footnote about storage temperature and added max sink/source current per I/O pin.
- 4.3 General Operating Conditions Added ambient temperature range specification for EFM32HGxxxFxxN part numbers.
- 4.4 Thermal Characteristics Added thermal characteristics for QFN24, QFN32 and TQFP48 packages.
- 4.5 Current Consumption Updated EM0 current and EM1 current test conditions. Added EM2 current, EM3 current, and EM4 current specifications for EFM32HGxxxFxxN part numbers.
- 4.8 Flash Updated flash page erase time and device erase time and added footnotes.
- 4.9 General Purpose Input Output Added input leakage current specification for EFM32HGxxxFxxN part numbers.
- 4.10.4 HFRCO Removed 24 MHz band.
- · In 4.11 Analog Digital Converter (ADC):
 - Updated test conditions, updated specifications, and added footnote for average active current.
 - · Added input bias current.
 - · Added input offset current.
 - · Updated ADC clock frequency.
 - · Updated SNR, SINAD and SFDR.
 - Updated offset voltage.
 - · Updated missing codes.
 - · Added gain error drift and offset error drift.
 - · Removed ADC internal voltage reference.
 - Added VREF output voltage, VREF voltage drift, VREF temperature drift, VREF current consumption, and ADC and DAC VREF matching.
- 7.2 QFN24 PCB Layout Corrected pin number for symbol P9.
- 8.2 QFN32 PCB Layout Corrected pin number for symbol P9.

Rev 2.00

March, 2018

- · Consolidated all EFM32HG data sheets:
 - EFM32HG108
 - EFM32HG110
 - EFM32HG210
 - EFM32HG222
 - EFM32HG308
 - EFM32HG309
 - EFM32HG310
 - EFM32HG321
 - EFM32HG322
 - EFM32HG350
- · Added a Feature List section.
- 2. Ordering Information Added ordering code decoder.
- 3.3 Memory Map Separated the Memory Map into two figures one for core and code space listing and one for peripheral listing.
- New formatting throughout.

Revision 1.00

December 4th, 2015

- · This revision applies the following devices:
 - EFM32HG108
 - EFM32HG110
 - EFM32HG210
 - EFM32HG222
 - EFM32HG308
 - EFM32HG309
 - EFM32HG310
 - EFM32HG321
 - EFM32HG322
 - EFM32HG350
- Updated all specs with results of full characterization.
- · Updated part number to revision B.
- For devices with USB, added the USB electrical specifications table.

Revision 0.91

May 6th, 2015

- · This revision applies the following devices:
 - EFM32HG290
 - EFM32HG295
 - EFM32HG390
 - EFM32HG395
 - EFM32HG890
 - EFM32HG895
 - EFM32HG990
 - EFM32HG995
- · Updated current consumption table for energy modes.
- · Updated GPIO max leakage current.
- · Updated startup time for HFXO and LFXO.
- · Updated current consumption for HFRCO and LFRCO.
- · Updated ADC current consumption.
- Updated IDAC characteristics tables.
- · Updated ACMP internal resistance.
- · Updated VCMP current consumption.

Revision 0.90

March 16th, 2015

Note: This datasheet revision applies to a product under development. Its characteristics and specifications are subject to change without notice.

- · This revision applies the following devices:
 - EFM32HG108
 - EFM32HG110
 - EFM32HG210
 - EFM32HG222
 - EFM32HG308
 - EFM32HG309
 - EFM32HG310
 - EFM32HG321
 - EFM32HG322
 - EFM32HG350
- Corrected EM2 current consumption condition in Electrical Characteristics section.
- · Updated GPIO electrical characteristics.
- Updated Max ESR_{HFXO} value for Crystal Frequency of 25 MHz.
- · Updated LFRCO plots.
- · Updated HFRCO table and plots.
- · Updated ADC table and temp sensor plot.
- · Added DMA current in Digital Peripherals section.
- · Updated block diagram.
- For QFN24 and QFN32 packages, updated package dimensions table.
- Corrected leadframe type to matte-Sn.

Revision 0.20

December 11th, 2014

- This revision applies the following devices:
 - EFM32HG108
 - EFM32HG110
 - EFM32HG210
 - EFM32HG222
 - EFM32HG308
 - EFM32HG309
 - EFM32HG310
 - EFM32HG321
 - EFM32HG322
 - EFM32HG350
- · Preliminary Release.





loT Portfolio www.silabs.com/loT



SW/HW <u>www.sila</u>bs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioRO®, Gecko®, Gecko OS, Studio, ISOmoderm®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of the wi-Fi Alliance.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701