# 东亚时区RISC-V双周会

### 2021年12月23日·第027次

https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync

Organizer: Wei Wu wuwei2016@iscas.ac.cn

Co-organizer: Ningning Shi shiningning@iscas.ac.cn

### 会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(5分钟)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- Unratified Specs 的参考实现进展
- 东亚地区小伙伴的项目更新
- 自由讨论

#### RISC-V International 同步

- 欧美已经进入了圣诞节-元旦的放假模式。估计要到1月5日之后才会陆续有活动。
- https://tuxphones.com/sipeed-rv64-first-risc-v-rv64-phone-linux-2022-2023/



#### SUSE

#### 登陆D1



#### Daniel Maslowski 12:31

I could talk about the D1 SoC specifically, and how it went to bring up the platform with oreboot and LinuxBoot to launching a distro.





Speaking if which, I just booted into OpenWrt and openSUSE.



Screenshot\_20211223-045503\_Termux.png ▼

```
■ ▼ ♥ >

                                                                           び X ▼ 1 @ 04:55
LOGO="distributor-logo-Tumbleweed"
localhost:~ # screenfetch
             .;ldk000000kdl;.
                                              root@localhost
         .;d00x1:^''''^:ok00d;.
                                              OS: openSUSE 20211218
       .d001'
                                              Kernel: riscv64 Linux 5.15.8-1-default+
     .dOK^' Okxoc;:,.
                                              Uptime: 1h 12m
    .OVVAKOKOKKKKKKKKKKKKXxo:,
                                              Packages: 470
   ,OVVAKKKKKKKKKKKKKKKOP^,,,^dx:
                                              Shell: bash 5.1.12
  .OVVAKKKKKKKKKKKKKKK'.oOPPb.'0k.
                                              Disk: 1.3G / 3.2G (44%)
  : KVAKKKKKKKKKKKKKKK: kKx..dd 1Kd
                                              CPU: Unknown
  1K1KKKKKKKKKKKOx0KKKd ^0KKKO' kKKc
                                              RAM: 59MiB / 479MiB
 1K1KKKKKKKKKKK; .; oOKx , . . ^ . .; kKKKO .
  :KAlKKKKKKKKK0o;...^cdxxOK0O/^^'
   kKAVKKKKKKKKKKKKXx;,,...,;od
   'OKAVKKKKKKKKKKKKKKKKKKKKOOKKOo^ c00'
    'kKAV0xddxk00000000kxoc:''
      10Ko.
       '10Kk:.
          'lkK0xc;:,,,:;od00kl'
              '^:ldxkkkkxdl:^'
localhost:~ #
```





#### AOSP for RISC-V - 汪辰、陆旭凡

bionic static libs unit test and bugfix

 $\bigcirc$ 

- malloc.malloc\_info: SIGABRT: <a href="https://gitee.com/aosp-riscv/test-riscv/pulls/2">https://gitee.com/aosp-riscv/test-riscv/pulls/2</a>
- part of stdio cases FAILED due to can not create tmpfiles: <a href="https://gitee.com/aosp-riscv/test-riscv/pulls/2">https://gitee.com/aosp-riscv/test-riscv/pulls/2</a>
- Fixed wrong mdev path issue: <a href="https://gitee.com/aosp-riscv/test-riscv/pulls/2">https://gitee.com/aosp-riscv/test-riscv/pulls/2</a>
- ifunc.\*:Segmentation fault: <a href="https://gitee.com/aosp-riscv/platform\_bionic/pulls/4">https://gitee.com/aosp-riscv/platform\_bionic/pulls/4</a>; also raise PR to upstream: <a href="https://github.com/riscv-android-src/platform-bionic/pull/1">https://github.com/riscv-android-src/platform-bionic/pull/1</a>
- added bionic-unit-tests-static log: <a href="https://gitee.com/aosp-riscv/test-riscv/pulls/2">https://gitee.com/aosp-riscv/test-riscv/pulls/2</a>
- Added doc on how-to setup test env: <a href="https://gitee.com/aosp-riscv/test-riscv/pulls/2">https://gitee.com/aosp-riscv/test-riscv/pulls/2</a>
- OSDT2021 AOSP for RISC-V 社区开源进展报告(OSDTConf2021)
  - Slides: <a href="https://github.com/plctlab/PLCT-Open-Reports/blob/master/20211218-osdt2021-aosp-rv-wangchen.pdf">https://github.com/plctlab/PLCT-Open-Reports/blob/master/20211218-osdt2021-aosp-rv-wangchen.pdf</a>
  - 视频: https://www.bilibili.com/video/BV1Sq411w7Le

## GCC中V / Bitmanip / K / P / Zce / Zfinx 进展

- 1. 更新了K扩展的测试用例,对指令的opcode进行检查,已合并入<u>upstream</u>
- 2. 正在修复upstream中riscv-gcc回归测试时发现的错误
- 3. 修复了upstream中riscv-binutils<u>回归测试</u>时发现的42个ld错误,向upstream提交了<u>patch</u>,正在review中
- 4. 尝试实现了ZCEA中pop与popret指令, 正在编写ZCEB的功能性测试
- 5. 正在更新全家桶分支中的 P扩展实现

## Clang/LLVM 中 K / V / Zce / Zfinx 进展 (PLCT)

● Zce, 重构单指令的指令压缩全部放到MC实现, 更新代码仓库到llvm14, beqi和 bnei造成了负面的影响, 在fix中。

原来的链接: https://github.com/plctlab/llvm-project/tree/riscv-zce-extension

新的链接: https://github.com/plctlab/llvm-project/tree/riscv-zce-llvm14

● V扩展, 删除了AMO LLVM部分实现68bc6d7cae6d

● K扩展, upstream暂时没有更新, 后续可能尝试拆分成小的patch提交

## QEMU/Spike 中 K / Zce / Zfinx /全家桶 进展 (PLCT)

- Spike Zce修复Zcea中部分的编码错误,以及添加了disasm支持
- QEMU Zfinx 添加了对zhinx和zhinxmin的支持,近期打算发往上游
  - https://github.com/plctlab/plct-qemu/tree/plct-zfinx-upstream
- QEMU 全家桶完成第二个版本更新和 测试
  - https://github.com/plctlab/plct-gemu/tree/new-machine-dev
- Spike, Sail, ACT 对CMO支持进行了更新, 已向上游发起PR
  - https://github.com/riscv-software-src/riscv-isa-sim/pull/891
  - https://github.com/riscv/sail-riscv/pull/137
  - https://github.com/riscv-software-src/riscv-ctg/pull/22
  - https://github.com/riscv-non-isa/riscv-arch-test/pull/226

### V8 for RISC-V 更新(邱吉、陆亚涵)

#### 上游更新

- 1. 增加宏定义,使得V8当RISCV支持非对齐访问时,对非对齐访问直接调用对应Load/Store指令 3329803: [riscv64] Improve unaligned memory accesses
- 2. 优化对象访问, 采用root+offset形式访问对象 3347228: [riscv64] Use root register for addressing external references.
- 3. 解决在native板子上调用regexp出现崩溃 3343861: [riscv64] use callee save register in regexp
- 4. 现在V8可以探测CPU是否支持RVV 3329802: [riscv64] Implement cpu probe
- 5. 实现wasm-simd指令 3312453: [riscv64]Implement webassembly simd swizzle/TruncSat/extadd/S128LOAD

#### 课程更新:

V8TurboFanIR之Node的数据结构-邱吉 https://www.bilibili.com/video/BV1hp4y1t7Mx?p=15

## OpenJDK for RISC-V 更新(RV64及upstream)

目前计划的话就是跟着主线在走,并且还有RVC和RVB的指令扩展逐渐在 riscv-port 发起PR, 当前还没有收到合并到官方主仓库的通知。

## OpenJDK for RISC-V 更新(RV32/PLCT)

PLCT OpenDay 报告:

1、OpenJDK for RV32G的移植与探索(史宁宁)

https://www.bilibili.com/video/BV1c3411x7HC?spm\_id\_from=333.999.0.0

2、JVM 栈顶缓存实现探索(曹贵)

https://www.bilibili.com/video/BV1sb4y1v7Vt?spm\_id\_from=333.999.0.0

3、JVM 字节码派发机制的学习(章翔)

https://www.bilibili.com/video/BV1HP4y1H7r2?spm\_id\_from=333.999.0.0

4、JVM 调试参数应用实例(张定立)

https://www.bilibili.com/video/BV13R4y1W7eB?spm\_id\_from=333.999.0.0

## OpenJDK for RISC-V 更新(RV32/PLCT)(续)

#### 代码提交:

1、Fix Ineg by splitting long into two registers with neg and replace x15 with t0 due to the t0 is temporary register(章翔)

https://github.com/openjdk-riscv/jdk11u/pull/276/files

2、Fix use of register x11 in remove\_activation(张定立)

https://github.com/openjdk-riscv/jdk11u/pull/272

3、Add DockerFlle for build rv64-toolchain and Bishengjdk-11(张定立)

https://github.com/plctlab/plct-toolbox/tree/master/openjdk-rv64

解决的问题和文章:

1、关闭 BishengJDK 指针压缩对字节码的影响(曹贵)

https://github.com/openjdk-riscv/jdk11u/issues/278

2、关于在不同机器执行字节码结果不一致的问题分析(一)(曹贵)

https://github.com/openjdk-riscv/jdk11u/issues/284

3、在调试java字节码时打印变量数据(曹贵)

https://github.com/openjdk-riscv/jdk11u/issues/286

## Spidermonkey for RISC-V - 吴伟

- https://github.com/plctlab/gecko-dev-riscv/pull/3
- 过去两周没有更新,两位小哥困入了无尽的死循环,而吴伟as mentor 并没有时间和经验帮助debugging,目前寄希望于两位同学自行打通任督二脉(包括直接向Mozilla社区寻求帮助)
- 以往的更新记录:
  - Hello World 还没有 JIT 起来
  - 新创建了 wiki, 准备努力一波
  - 估计不能按时完成交付了。看看下个月小哥们会不会肝出来结果
  - 最近两周小哥们在考试, 代码已经3周没有更新了。看来需要一些鼓励

## RISC-V Lab / Infra part - 吴洁

• 本次暂无更新

#### RISC-V测试开发工作 - 吴洁

Survey etcd如何应用到rv lab中:

- 1)etcd在D1上的构建, 安装和移植;
- 2)etcd集群部署:static,etcd discovery,以及使用TLS认证
- 3) 将以上内容整理成文档

https://zhuanlan.zhihu.com/p/448644640

4) 编写Ansible+etcd实现D1的自动化批量配置的脚本


https://github.com/jiewu-plct/automatic-tool/tree/master/ansible\_etcd\_script

5)编写Ansible自动化部署etcd集群的脚本

https://github.com/jiewu-plct/automatic-tool/tree/master/ansible\_etcd\_script

## RISC-V性能测试工作(PTS) - 王俊强

- 本次暂无更新



## openEuler RISC-V 席静

- openEuler RISC-V 22.03发版
  - 基于上游创建分支子工程

: https://build.openeuler.org/project/show/home:xijing:branches:openEuler:22.03:LTS:Next

- openEuler:Mainline:RISC-V工程构建:
  - succeeded:+60unresolvable: -68
  - 新增PR:
    - qt: https://gitee.com/openeuler-risc-v/qt/pulls/1
    - subunit: https://gitee.com/openeuler-risc-v/subunit/pulls/1
    - libkcapi: <a href="https://gitee.com/openeuler-risc-v/libkcapi/pulls/1">https://gitee.com/openeuler-risc-v/libkcapi/pulls/1</a>
    - jimtcl: <a href="https://gitee.com/openeuler-risc-v/jimtcl/pulls/1">https://gitee.com/openeuler-risc-v/jimtcl/pulls/1</a>
    - sscg: <a href="https://gitee.com/openeuler-risc-v/sscg/pulls/2">https://gitee.com/openeuler-risc-v/sscg/pulls/2</a>
    - mariadb: <a href="https://gitee.com/openeuler-risc-v/mariadb/pulls/1">https://gitee.com/openeuler-risc-v/mariadb/pulls/1</a>
- openEuler RISC-V 项目年度总结 20211217 PLCT OpenDay 2021

### Gentoo的情况更新

- Gentoo RISC-V overlay
  - https://github.com/gentoo/riscv
  - www-client/firefox-94, www-client/chromium-98 experimental support
- 60 packages keyworded:
  - https://github.com/gentoo/gentoo/pull/23433
  - https://github.com/gentoo/gentoo/pull/23251

#### Arch Linux RISC-V(东东)

[extra] 2404 / 2965 (81.07%)(新增22)

[community] 6333 / 8813 (71.85%)(新增322)

## Clang / LLVM 社区的更新(廖春玉、陆旭凡)

- 1. <u>D115997</u> Support strict FP conversion operations.
- 2. D106518 Disable EEW=64 for index values when XLEN=32.
- 3. <u>D115133</u> Support immediate vtype of VSETVLI/VSETIVLI in asm parser
- 4. <u>D115430</u> Fix upper bound of RISC-V V type in debug info
- 5. <u>D115680</u> <u>D114950</u> 指令选择相关优化
- 6. <u>D115921</u> 平头哥计划添加多版本支持

### FW相关更新 (王翔)

- opensbi
  - □ 通过\$(SHELL)检查编译器是否支持-m(no-)save-restore, 自动开启-m(no-)save-restore这个选项
  - □ 简化pmp\_set/pmp\_get
  - □ opensbi添加了memset/memcpy两个弱符号用于解决栈上变量初始化的问题, 但如果引用libsbi.a的项目链接顺序不正确, 会覆盖项目原始实现的memset/memcpy。正在讨论
- u-boot:
  - □ u-boot在启动时会进入邻界段,然后用一个字的每一个位记录运行的核心,这样核心数被限制在一个字有多少个比特,修改为bitmap解决这个限制。补丁提交了还没响应

## RISCV性能跟踪小队 - 陈小欧

1. RISCV平台上性能数据的更新:

	Qemu	D1 (1core 1GHz)	Unmatched (4cores 1.4GHz)
Embench	45882.94	no rv64 support	no rv64 support
Dhrystone	1567 DMIPS	833 DMIPS	1176 DMIPS
FPMark		error	error
CoreMark	13783	2237	12363

Solve SPEC CPU 2000 INT case build & run Failed
 (Solved 3 out of 6)

164.gzip	1400	584		240	*
175.vpr	1400	531		264	*
176.gcc	1100	295		373	*
181.mcf	1800	775		232	*
186.crafty					Х
197.parser	1800	789		228	*
252.eon	1300		284	458	*
253.perlbmk	1800		587	307	*
254.gap					X
255.vortex					X
256.bzip2	1500	522		288	*
300.twolf					X
Est. SPECint_ba	ase2000				
Est. SPECint200	90				

## Chisel and Additional Technology / Sequencer

- Chisel 3.5-RC2 is out(咕了一年!)
- 开始了针对PLCT实习生的内部RTL培训(撕Rocket代码)
  - 长远目标是将Rocket核心独立维护成单独库
  - 实习生廖杰进行微架构文档设计
  - 完成了ALU/ICache的详解
- Diplomacy
  - 实习生廖杰开始为diplomacy开发单元测试
- OSDT报告:
  - 申奥继续攻坚DDR: https://www.bilibili.com/video/BV1wL41177vZ
  - 罗云千继续回顾RVV:https://www.bilibili.com/video/BV1ja411674P
  - 王瑞康详解Bluespec: https://www.bilibili.com/video/BV1iY411H7nf
  - 叶泽文详解modmul及应用: https://www.bilibili.com/video/BV1yi4y1973u
- RVV:
  - 罗云千已经完成了对基础Vector架构和RVV的学习报告已经上传至B站
  - 罗云千会针对 Krste T0、Hwacha 进行架构学习和报告
  - 罗云千接到了量化RV-V的新锅
    - 对跨lane通信的成本进行量化并作为未来的实现参考
    - 对缓存局部性讲行量化分析

### 香山开源RISC-V处理器 - ICT / PCL

- 南湖版本:除了BPU和RS相关的部分路径,其他基本都清干净了
  - Debug mode/Trigger相关的功能调试完毕
- 受到流片面积限制, 将L3的大小从8MB调整到了6MB(6-way)
  - 下面是更新后的SPECCPU预估分数(仅供参考, 随时可能因为代码调整而发生变化)

SPECint 2006 @ 2GHz		SPECfp 2006 @ 2GHz		
400.perlbench	20.62	410.bwaves	25.96	
401.bzip2	12.38	416.gamess	24.62	
403.gcc	22.51	433.milc	19.25	
429.mcf	14.52	434.zeusmp	21.57	
445.gobmk	19.39	435.gromacs	18.60	
456.hmmer	21.83	436.cactusADM	14.66	
458.sjeng	17.87	437.leslie3d	18.61	
462.libquantum	46.78	444.namd	26.16	
464.h264ref	29.46	447.dealII	32.33	
471.omnetpp	12.80	450.soplex	19.09	
473.astar	14.86	453.povray	30.31	
483.xalancbmk	19.55	454.Calculix	9.32	
GEOMEAN	19.61	459.GemsFDTD	17.21	
		465.tonto	18.42	
基于程序片段的	分数估计,	470.lbm	35.04	
非完整SPEC(	)6评估,	481.wrf	18.34	
不代表真实芯片	表现和跑分	482.sphinx3	30.86	
		GEOMEAN	21.31	

不代表真实芯片	表现和跑分	GEOMEAN	3.04	
基于程序片段的分数估计, 非完整SPEC17评估,		554.roms_r	2.28	
		549.fotonik3d_r	5.14	
GEOMEAN	2.17	544.nab_r	1.61	
557.xz_r	1.37	538.imagick_r	1.70	
548.exchange2_r	4.79	527.cam4_r	3.00	
541.leela_r	2.04	526.blender_r	2.72	
531.deepsjeng_r	2.07	521.wrf_r	N/A	
525.x264_r	2.35	519.lbm_r	2.45	
523.xalancbmk_r	1.30	511.povray_r	2.90	
520.omnetpp_r	1.25	510.parest_r	3.48	
505.mcf_r	2.96	508.namd_r	3.60	
502.gcc_r	3.12	507.cactuBSSN_r	2.16	
500.perlbench_r	perlbench_r 2.34 503.bwaves_r		12.41	
SPECint 2017 @ 2GHz		SPECfp 2017 @ 2GHz		

数据更新时间:2021/12/20

## MLIR RISC-V Vector (RVV) Dialect Proposal - 张洪滨

注:提交人不在线 (hongbin2019@iscas.ac.cn)

- 向量类型添加可变维度(https://reviews.llvm.org/D111819)
  - WIP:将 RVV Dialect Patch 同步到最新的向量类型
- 当前正在解决的问题

https://llvm.discourse.group/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146/30

- LLI / MLIR CPU Runner 对 RISC-V的支持
- RISC-V Vector Extension (RVV) Dialect Proposal
  - RFC: https://llvm.discourse.group/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146
  - WIP: Integration Test, 在 RVV Dialect 中使用 Built-in Scalable Vector Type
- 和 Arm SVE 讨论 MLIR Built-in Scalable Vector Type
  - RFC: https://llvm.discourse.group/t/rfc-add-built-in-support-for-scalable-vector-types/4484

## 面向RISC-V的OpenCV情况更新 - 韩柳彤

注:提交人不在线(<u>liutong2020@iscas.ac.cn</u>)

▶ RVV 的 Universal Intrinsic 后端实现更新(开发中, 即将PR):

https://github.com/hanliutong/opencv/tree/rvv-clang

将生成更简洁的汇编指令: https://godbolt.org/z/n3qxfG716

### VM:为Linux添加虚存拓展支持-潘庆霖

注:提交人不在线(<u>panqinglin2020@iscas.ac.cn</u>)

- 仍在等待Sv48的patch中。Alex提出的<u>patchset v3</u>存在问题,但还没有给出进一步反馈。
- Svnapot的下一版patchset仍在添加folio相关支持中。

```
> I am trying to apply your patchset on upstream's master or for-next
> branch. The git repo is
> ait://ait.kernel.ora/pub/scm/linux/kernel/ait/riscv/linux.ait
> and I get a failure. The commit which I apply on is
> fa55b7dcdc43c1aa1ba12bca9d2dd4318c2a0dbf
> I found the code here on that commit is:
> #define OB LO IO
> #define XGENE PCIE DEVICEID
                                   (SZ 1G*1024ULL)
> #define SZ 1T
> #define PIPE PHY RATE RD(src)
                                       ((0xc000 & (u32)(src)) >> 0xe)
> I think it may be the reason why the apply is failed. May I get your
> help to determine the reason?
I will rebase my patchset on top of v5.16-rc4 shortly, I will fix that,
this file changed in the meantime.
Thanks,
Alex
> Thanks.
> Qinglin
```

### RISC-V 笔记本计划的进展 / 吴伟

- 过去2周硬件部分没有观察到有新的动作
  - 但是平头哥开源了C910之后多了一个可能性【12月份也没有动静】
  - 赛昉科技新发布的SoC或许有可能
  - <mark>○ </mark>开始认真的考虑使用香山等开源IP/SoC搭建超廉价笔记本的可能性

C

- 软件部分,目光开始看向 LibreOffice
  - Firefox和Chromium第一步已经完成了,现在完善的越来越流畅
  - VSCode 有不少人还挺关注(陆亚涵同学加油)
  - Minecraft 已经有外国网友跑了起来(但是使用了 OpenJDK/Zero 的样子, 很慢?)

## 自由讨论 / AOB

- TioT 语言有人在关注么?
  - https://github.com/dsobotta/toit

0