

东亚时区RISC-V双周会

2022年02月17日·第029次

<https://github.com/cnriv/RISCV-East-Asia-Biweekly-Sync>

Host: Ningning Shi shiningning@iscas.ac.cn

Organizer: PLCT Lab wuwei2016@iscas.ac.cn

会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(5分钟)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- Unratified Specs 的参考实现进展
- 东亚地区小伙伴的项目更新
- 自由讨论

RISC-V International 同步

- Tariq 等几个 chairs 跳槽了
- RIVOS 初创企业吸引了不少人
- RVI 正在讨论 2022 年的工作优先级、路线图等
- Intel 加入了 RISC-V 国际基金会, 主要是 IDM; 同时宣布开放 x86 授权
-

AOSP for RISC-V - 汪辰、陆旭凡

- **Setup bionic dynamic-link unit test and bugfix:**
 - [support dynamic link tests](<https://gitee.com/aosp-riscv/test-riscv/pulls/6>)
 - [updated doc about test](<https://gitee.com/aosp-riscv/test-riscv/pulls/7>)
 - [added search path for libicu.so](<https://gitee.com/aosp-riscv/test-riscv/pulls/8>)
 - [added 2.log for bionic dynamic link test](<https://gitee.com/aosp-riscv/test-riscv/pulls/9>)
 - [added 4.log for bionic static test](<https://gitee.com/aosp-riscv/test-riscv/pulls/10>)
- **Sync aosp-riscv from RVI upstream:**
 - [define REG_* for ucontext](https://gitee.com/aosp-riscv/platform_bionic/pulls/12)
 - [asm header files](https://gitee.com/aosp-riscv/platform_bionic/pulls/13)
 - [unify rv64 pre-processor definition](https://gitee.com/aosp-riscv/platform_bionic/pulls/14)
- **Sync aosp-riscv to RVI upstream:**
 - [added stack overflow reserved bytes for rv64](<https://github.com/riscv-android-src/platform-art/pull/2>)
 - [removed duplicated asm riscv header file](<https://github.com/riscv-android-src/platform-bionic/pull/8>)
 - [unify rv64 preprocessor definition](<https://github.com/riscv-android-src/platform-bionic/pull/13>)
 - [upgrade kernel uapi to 5.12](<https://github.com/riscv-android-src/platform-bionic/pull/14>) in reviewing

RISC-V GCC进展

K扩展的intrinsic还在讨论修改, 我们正在根据新的intrinsic规范完善gcc的实现

<https://github.com/riscv-non-isa/riscv-c-api-doc/pull/23/files>

Intrinsic的命名规范正在进行讨论<https://github.com/riscv-non-isa/riscv-c-api-doc/pull/25>

CMO扩展gcc的codegen部分正在实现中<https://github.com/yulong-plct/riscv-gcc>

Zce扩展更名为Zc*扩展, 版本升级至0.70, 内容有较大改动, 正在更新实现中

全家桶修复了RV32下ZPN与V扩展的兼容性问题, 目前仍有一些FAIL testcases,正在修复中

正在准备RVP和RVV向量自动化的工作

Clang/LLVM 进展 (PLCT)

- K扩展
 - 汇编指令全部支持, 已经被合并: D117889, D117640, D117874, D98136
 - llvm intrinsic, 已经被合并: D98136
- Zce, 开始支持0.70标准的spec
 - 给openhw发了一个pr: <https://github.com/openhwgroup/corev-llvm-project/pull/20>

其它已经合并了的patch:

- 一个NFC: <https://reviews.llvm.org/D116579>
- 规范RISC-V后端宏定义: <https://reviews.llvm.org/D116719>
- 更新SDNode代码, 使用LLVM内置的StringSwitch数据结构: <https://reviews.llvm.org/D117448>

新的patch:

- fixed-length vector instrinsics for segment load : <https://reviews.llvm.org/D119834>
- 修复了文档中 cmake 在交叉编译时的参数: <https://reviews.llvm.org/D119804>

QEMU/Spike 中 K / Zce / Zfinx /全家桶 进展 (PLCT)

- QEMU Zfinx 已向上游更新了6版patchset
 - <https://github.com/plctlab/plct-qemu/tree/plct-zfinx-upstream-v6>
- QEMU K 暂无更新
 - <https://github.com/plctlab/plct-qemu/tree/plct-k-upstream-v5>
- QEMU virtual memory已向上游更新到第9版patchset, 目前已被alistair接收入apply-to-riscv中
 - <https://github.com/plctlab/plct-qemu/tree/plct-virtmem-upstream-v9>
- QEMU 和spike Zce支持更新到0.70.1版本
 - <https://github.com/plctlab/plct-qemu/tree/plct-zce-0.70.0>
 - <https://github.com/plctlab/plct-spike/tree/plct-zce-dev-0.70.0>
- Spike CMO支持已合并至上游
- Sail, ACT 对CMO支持向上游发起的PR仍在review及讨论当中
 - <https://github.com/riscv/sail-riscv/pull/137>
 - <https://github.com/riscv-software-src/riscv-ctg/pull/22>
 - <https://github.com/riscv-non-isa/riscv-arch-test/pull/226>

V8 for RISC-V 更新(邱吉、陆亚涵)

Upstreaming update:

1. 3412562: [riscv64] Fix temp register error that using unallocated register | <https://chromium-review.googlesource.com/c/v8/v8/+3412562>
2. 3419126: [riscv64][compiler] Remove OptimizationMarker::kLogFirstExecution | <https://chromium-review.googlesource.com/c/v8/v8/+3419126>
3. 3443174: fix vector scratch reg check failed | <https://chromium-review.googlesource.com/c/v8/v8/+3443174>
4. 3463060: [riscv64] Delete a confirmed fix me comment | <https://chromium-review.googlesource.com/c/v8/v8/+3463060>
5. 3467157: [riscv64] Port Extract common code to MaybeOptimizeCodeOrTailCallOptimizedCode | <https://chromium-review.googlesource.com/c/v8/v8/+3467157>
6. 3442257: [riscv64] Add RVV Float-Point Widening Instructions | <https://chromium-review.googlesource.com/c/v8/v8/+3442257>
7. 3383513: [riscv64][register-alloc] Implement vector register independently allocating | <https://chromium-review.googlesource.com/c/v8/v8/+3383513>

Design doc of register allocation for RVV vector registers in V8 (WIP) :

<https://docs.google.com/document/d/1UwmUwOI3eelMYzZFRmeXmfyNXRFHNZAQ4BcN0ODdMmo/edit>

OpenJDK for RISC-V 更新(RV64及upstream)

- 本次暂无更新

OpenJDK for RISC-V 更新(RV32/PLCT)

1、OpenJDK for RV32G的解释器已经可以运行起来了，目前正在运行各个测试集，查漏补缺。各个测试集的支持进度如下:SPECjvm 97%(张定立), jtreg 8%(曹贵), DaCapo 35%(章翔)。

2、Fix return long type in generate_call_stub function(曹贵)

<https://github.com/openjdk-riscv/jdk11u/pull/334>

Spidermonkey for RISC-V - 吴伟

- 重新加入了 PLCT Roadmap 2022 计划
 - 但是这次并没有重新放入到 LFX Mentorship(专业对口的太少了)
 - <https://github.com/plctlab/gecko-dev-riscv/pull/3>
- 欢迎感兴趣移植的小伙伴通过实习、兼职或全职形式加入
 - <https://github.com/lazyparser/weloveinterns/blob/master/open-internships.md>
 -

openEuler RISC-V

- 1. 软件包依赖问题解决
 - 新增java、erlang、nodejs等rpm包, 将构建依赖由1000+降低到100+个;
 - Failed: 400+
 - succeeded: 3000+
- 2. 软件包修复:
 - 新增PR:
 - libxslt: <https://gitee.com/openeuler-risc-v/libxslt/pulls/1>
 - wayland: <https://gitee.com/openeuler-risc-v/wayland/pulls/1>
 - lxc: <https://gitee.com/openeuler-risc-v/lxc/pulls/1>
 - python-urlgrabber: <https://gitee.com/openeuler-risc-v/python-urlgrabber/pulls/1>
 - openEuler-indexhtml: <https://gitee.com/openeuler-risc-v/openEuler-indexhtml/pulls/1>
 - openEuler-logos: <https://gitee.com/openeuler-risc-v/openEuler-logos/pulls/1>
 - compiler-rt: <https://gitee.com/openeuler-risc-v/compiler-rt/pulls/1>
 - openmpi: <https://gitee.com/openeuler-risc-v/openmpi/pulls/1>
 - tss2: <https://gitee.com/openeuler-risc-v/tss2/pulls/3>
 - PR整理: 提交到src-openeuler的pr重新提交到openeuler-riscv下的仓库: 15个
 - 正在修复:
 - socket_wrapper、tzdata、rhash、sysbench、efl、passenger、qt5-qtscript、syscontainer-tools、texlive-base、python-httpretty、rust、iSulad-img、wireguard-tools、python-httppretty、coreutils、pulseaudio、valgrind
- 3. 2203发版计划
 - 针对2203发版与openeuler QA进行对接
 - Riscv 2203版本计划的调整: <https://gitee.com/openeuler/RISC-V/pulls/155>

Gentoo的情况更新

- Update kernel for unmatched: 5.15.23
- dev-db/mariadb: fix atomic issue
- More packages keyworded
 - net-ftp/gftp
 - net-misc/smb4k
 - Python related packages

Arch Linux RISC-V (东东)

[extra] 2414 / 2980 (81.00%)

[community] 6661 / 9031 (73.75%) (新增 219)

Merged 230 PR . Highlights:

1. Addpkg [mixxx](#)
2. Addpkg [trash-cli](#)
3. Addpkg [rkcommon](#)
4. Update [rust](#) to 1.57.0
5. Update [firefox](#) to 97.0

Clang / LLVM 社区的更新 (廖春玉、陆旭凡)

1. D119759, D119411, D119928, D119921, D117385 RISC-V 后端代码生成相关优化
2. D117929 Support XRay for RISC-V ! XRay是LLVM下的其中一个address sanitizer.
3. D119837 Fix the include search path order between sysroot and resource folder.

FW相关更新（王翔）

- opensbi
 - 修正opensbi作为外部库时, sbi_bitops.h中的ffs和fls会和strings.h冲突
 - binutils 2.38默认ISA发生变化(zicsr zifencei不再默认支持), 在makefile中添加脚本检测
 - 更新AIA支持补丁, 简化检测AIA从检测多个CSR存在改为检测一个
 - 修正sbi domain中用于检测内存有无重叠的函数is_region_subset, 之前计算结束为只有错
 - 在sbi domain中region有冲突时打印更多有效信息

RISCV性能跟踪小队 - 陈小欧

1. 性能数据更新

SPEC CPU 2000		
GCC	unmatched (Base)	Optimization options
intrate	8.7	-O2
inspeed	284	-O2
fprate	9.04	-O2
fpspeed	229	-O2
LLVM	unmatched (Base)	Optimization options
intrate		
inspeed	292	-O2
fprate		
fpspeed	224	-O2

2. 文档整理

在Unmatched开发板上运行SPEC CPU2000（使用LLVM编译）


<https://github.com/mollybuild/RISCV-Measurement/blob/master/Run-SPEC-CPU2000-on-Unmatched-with-LLVM.md>

Chisel and Additional Technology / Sequencer

- 咕

香山开源RISC-V处理器 - ICT / PCL

- 香山(雁栖湖)芯片调试目标初步完成: <https://zhuanlan.zhihu.com/p/467970439>
 - CPU 1GHz, DDR4-1600(最保守参数): SPEC CPU2006 5.97分
 - 持续进行CPU与DDR的频率调整与性能优化, 期待有更完整的性能分数后与大家分享



- 香山第二版(南湖)即将完成完整RTL Freeze, 目标是四月进行2GHz@14nm流片

MLIR RISC-V Vector (RVV) Dialect Proposal - 张洪滨

上游添加了 NoMask Intrinsic Tail Policy 的支持:

- [RISCV] Add the passthru operand for RVV nomask binary intrinsics. (D117989)
- [RISCV] Add the passthru operand for RVV nomask load intrinsics. (D117647)

NoMask Intrinsic:

- [passthru == undef] → tail agnostic
- [else] → tail undisturbed

同步修改 RVV Dialect Transform Pass:

- 添加 ConvertMaskedOpToLLVMPattern
- 添加 ConvertNoMaskedOpToLLVMPattern

```
445 // For destination vector type is the same as first source vector.
446 // Input: (passthru, vector_in, vector_in/scalar_in, vl)
447 class RISCVBinaryAAXNoMask
448 : Intrinsic<[llvm_anyvector_ty],
449             [LLVMMatchType<0>, LLVMMatchType<0>, llvm_any_ty,
450             llvm_anyint_ty],
451             [IntrNoMem]>, RISCVCVIntrinsic {
452   let SplatOperand = 2;
453   let VLOperand = 3;
454 }
455 // For destination vector type is the same as first source vector (with mask).
456 // Input: (maskedoff, vector_in, vector_in/scalar_in, mask, vl, ta)
457 class RISCVBinaryAAXMask
458 : Intrinsic<[llvm_anyvector_ty],
459             [LLVMMatchType<0>, LLVMMatchType<0>, llvm_any_ty,
460             LLVMScalarOrSameVectorWidth<0>, llvm_i1_ty>, llvm_anyint_ty,
461             LLVMMatchType<2>],
462             [ImmArg<ArgIndex<5>>, IntrNoMem]>, RISCVCVIntrinsic {
463   let SplatOperand = 2;
464   let VLOperand = 4;
465 }
```

面向 RISC-V 的 OpenCV 情况更新 - 韩柳彤

过完年回来发现编译挂了...

- LLVM 14.0-rc1 发布:

`-march=rv64gcv0p10 -menable-experimental-extensions` → `-march=rv64gcv`

- riscv-gnu-toolchain 还没跟着更新

(<https://groups.google.com/a/groups.riscv.org/g/sw-dev/c/4qzjxH1dk-Y>):

手动更新 riscv-binutils → 2.38

更新 clang-rvv 工具链配置:

<https://github.com/opencv/opencv/pull/21625> (Under Review)

VM: 为Linux添加虚存拓展支持-潘庆霖

注:提交人不在线(panqinglin2020@iscas.ac.cn)

- 把Sv57情况下的kasan支持调通了, 在QEMU和unmatched上做了测试, 新版本的patchset发布到了这里
: <https://patchwork.kernel.org/project/linux-riscv/cover/20220127024844.2413385-1-panqinglin2020@iscas.ac.cn/>
- 过年期间貌似没有收到社区其他人的反馈和maintainer的回复, 根据@guoren老师的指导, 正在尝试修改邮件内容(修改注释、做code convention), 更新版本号。
- 通过与李威威老师同步信息, 发现qemu主线尚未合并Svnapot的实现, 所以暂未打算将之前Svnapot的patchset去掉RFC标记做重新投递。

RISC-V 笔记本计划的进展 / 吴伟

- 过去6周硬件部分没有观察到有新的动作
 - 香山处理器的性能很有希望
 - 只要有钱, 找对人, 目前深圳那边的工厂做个笔记本是确定性的
 - 所以目前的瓶颈还是在 CPU/SoC 部分的选型
- 软件部分, 目光开始看向 LibreOffice
 - 写入到了 Roadmap 2022 但是并没有全职员工在做
 -

自由讨论 / AOB

- Tarsier Project 启动了