# 东亚时区RISC-V双周会

#### 2021年11月25日·第025次

https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync

Organizer: Wei Wu wuwei2016@iscas.ac.cn

Co-organizer: Ningning Shi shiningning@iscas.ac.cn

### 会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(5分钟)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- Unratified Specs 的参考实现进展
- 东亚地区小伙伴的项目更新
- 自由讨论

#### RISC-V International 同步

- 1. 近期欧美各种过节, 开会不活跃了。
- 2. RVI主要在赶几个标准的ratify和Summit。
- 3. 今天凌晨的时候欧美时区的 RISC-V Open Hours 开了。

#### AOSP for RISC-V - 汪辰、陆旭凡

- Rust for Android:
  - compiler: add riscv64gc-linux-android target (Tier 3):
     https://github.com/aosp-riscv/rust/commit/8397a76b895b586dcfc8637e98908f65df1af1f9
  - library: add riscv64gc-linux-android support:
     <a href="https://github.com/aosp-riscv/rust/commit/2eacf985415ba38018de70845c0b150885ad4d57">https://github.com/aosp-riscv/rust/commit/2eacf985415ba38018de70845c0b150885ad4d57</a>
  - Modified libc, added support for riscv64: <a href="https://github.com/aosp-riscv/toolchain\_rustc/pull/1">https://github.com/aosp-riscv/toolchain\_rustc/pull/1</a>
- Clang/Ilvm for Android:
  - add riscv \_\_get\_tls method:
     <a href="https://github.com/aosp-riscv/toolchain\_llvm-project/commit/2511f435f0c0c02f1a64d55b3b45c657dc84b05">https://github.com/aosp-riscv/toolchain\_llvm-project/commit/2511f435f0c0c02f1a64d55b3b45c657dc84b05</a>
  - Change some repos' fetch address and revision to support riscv64:
     <a href="https://github.com/aosp-riscv/platform\_manifest/commit/a3446a1580947ac5d5d29e99365fdf90b0edb3ef">https://github.com/aosp-riscv/platform\_manifest/commit/a3446a1580947ac5d5d29e99365fdf90b0edb3ef</a>
- AOSP 12 porting for RV64
  - pass build with m --skip-ninja --skip-soong-tests:
     <a href="https://github.com/aosp-riscv/platform\_manifest/commit/4109964e5379a5cfaa2b03e5123517d6f33b8ec0">https://github.com/aosp-riscv/platform\_manifest/commit/4109964e5379a5cfaa2b03e5123517d6f33b8ec0</a>
  - added kernel header files for riscv:
     <a href="https://github.com/aosp-riscv/platform-external-kernel-headers/commit/873aeb214d1303089d4edc641db0">https://github.com/aosp-riscv/platform-external-kernel-headers/commit/873aeb214d1303089d4edc641db0</a>
     3e7bde07ac92

## GCC中V / Bitmanip / K / P / Zce / Zfinx 进展

K扩展gcc提交了新的patch, Palmer给出了一些意见, 目前还在<u>review</u>, binutils部分已<u>Upstream</u>

P扩展添加了gcc部分的<u>测试用例</u>

Zce重构了Zcee部分, 实现了<u>指令选项</u>的支持, 使用-m+zce+(-指令名称)可以单独开启指令

初步实现了push/c.push指令,对于mv指令中s[n]-a[n]的匹配问题进行了讨论(希望添加PASS解决)

Zfinx binutils部分已经<u>Upstream</u>, gcc部分仍在<u>review</u>

```
permutationCoeff:
                 sp, sp, -112
                 ra, 108(sp)
                 s0,104(sp)
                 s1,100(sp)
                 s2,96(sp)
                 s3,92(sp)
                 s4,88(sp)
                 s5,84(sp)
                 s6,80(sp)
                 s7,76(sp)
                 s8,72(sp)
                 s9,68(sp)
                 s10,64(sp)
                 s11,60(sp)
                 s0, sp, 112
                 a0,-100(s0)
                 a1,-104(s0)
main:
                 sp, sp, -32
                  ra, 28(sp)
```

## Clang/LLVM 中 K / V / Zce / Zfinx 进展 (PLCT)

- K扩展等待review中,后续需要更新到最新rc6
  - MC [Needs Review] https://reviews.llvm.org/D98136
  - Ilvm intrinsics [Needs Review] https://reviews.llvm.org/D102310
  - o clang intrinsic [Needs Review] https://reviews.llvm.org/D112774
- Zce修复bug, 在汇编层实现指令优化, 实现了zcee以及部分zcea

- Zfinx等待review中
  - MC [Needs Review] https://reviews.llvm.org/D93298

## QEMU/Spike 中 K / Zce / Zfinx /全家桶 进展 (PLCT)

- QEMU K扩展更新了RFC v2
  - https://lists.nongnu.org/archive/html/qemu-devel/2021-11/msg03263.html
- QEMU/Spike Zce修复了FLD被识别成Zceb指令的问题
- Spike Zfinx更新了版本
  - https://github.com/riscv-software-src/riscv-isa-sim/pull/831
- Sail riscv 集成 riscv-config发起了RFC PR
  - https://github.com/riscv/sail-riscv/pull/128

#### V8 for RISC-V 更新(邱吉、陆亚涵)

1. Webassembly SIMD相关

3297354: [riscv64] Implement simd for liftoff | https://chromium-review.googlesource.com/c/v8/v8/+/3297354

3274593: [riscv64][wasm] Add f64x2 neg/mul/lt/le for wasm | https://chromium-review.googlesource.com/c/v8/v8/+/3274593

3273812: [riscv64] Add packing and unpacking instructions for WebAssembly SIMD | https://chromium-review.googlesource.com/c/v8/v8/+/3273812

2. Upstream fix:

3295309: [riscv64] Re-enable test/inspector/debugger/wasm-gc-breakpoints.js | <a href="https://chromium-review.googlesource.com/c/v8/v8/+/3295309">https://chromium-review.googlesource.com/c/v8/v8/+/3295309</a>

3275135: [riscv64] Fix a Int64Mul error in instruction selection. | https://chromium-review.googlesource.com/c/v8/v8/+/3275135

3. Nodejs fix: <a href="https://chromium-review.googlesource.com/c/v8/v8/+/3281721">https://chromium-review.googlesource.com/c/v8/v8/+/3281721</a>

#### 其他:

Opensuse成功编译了electron: -<a href="https://build.opensuse.org/package/show/openSUSE:Factory:RISCV/nodejs-electron">https://build.opensuse.org/package/show/openSUSE:Factory:RISCV/nodejs-electron</a>

PLCT-CI 新增 nodejs的CI https://ci.rvperf.org/view/NodeJS/

## OpenJDK for RISC-V 更新(RV64及upstream)

(已经在 OpenJDK Upstream 的过程中。估计一年内能合并?)

## OpenJDK for RISC-V 更新(RV32/PLCT)

#### 代码提交:

1、Restore the get\_native\_u8, put\_native\_u8 functions and be consistent with BishengJDK. (曹贵)

https://github.com/openjdk-riscv/jdk11u/pull/238

2、Fix the handling of the Long type in the ldc2\_w instruction.(曹贵)

https://github.com/openjdk-riscv/jdk11u/pull/245

3、Fix the ldc bug(史宁宁)

https://github.com/openjdk-riscv/jdk11u/pull/247

4、fix slli on wide() and multianewarray()(章翔)

https://github.com/openjdk-riscv/jdk11u/pull/250

5、Fix pop\_l and lcmp(张定立)

https://github.com/openjdk-riscv/jdk11u/pull/251

6、Fix the nums of StackAlignmentInBytes(史宁宁)

https://github.com/openjdk-riscv/jdk11u/pull/254

## OpenJDK for RISC-V 更新(RV32/PLCT)(续)

#### 代码提交:

7、Fix lop2 generator(张定立)

https://github.com/openjdk-riscv/jdk11u/pull/255

8. Fix that the registers are not enough to pass Long parameters using the stack to pass parameters (曹贵)

https://github.com/openjdk-riscv/jdk11u/pull/256

9、fix Ishl in rv32(章翔)

https://github.com/openjdk-riscv/jdk11u/pull/258

## OpenJDK for RISC-V 更新(RV32/PLCT)(续)

#### 解决的问题和文章:

1、基本类的函数在生成bytecode时候的切分问题(史宁宁)

https://github.com/openjdk-riscv/jdk11u/issues/243

2、基本类的函数在生成bytecode时候因为包含分支不同所导致的多个版本问题(史宁宁)

https://github.com/openjdk-riscv/jdk11u/issues/244

3、JVM-ldc指令riscv汇编学习(章翔)

https://zhuanlan.zhihu.com/p/434556022

4、OpenJDK for RISC-V移植过程中的bytecode问题(史宁宁)

https://zhuanlan.zhihu.com/p/436539175

### Spidermonkey for RISC-V - 吴伟

- https://github.com/plctlab/gecko-dev-riscv/pull/3
- Hello World 还没有 JIT 起来
- 新创建了 wiki, 准备努力一波
- 估计不能按时完成交付了。看看下个月小哥们会不会肝出来结果

## RISC-V Lab / Infra part - 吴洁

- 新组装了17套unmatched
- 目前南京实验室有56套unmatched上线, 1套unmatched无法开机
- 有10+套分配给了 OpenJDK/NodeJS 社区
- 有10套分配给了 QEMU 社区

### RISC-V测试开发工作 - 吴洁

- 1.编写了批量配置D1的ansible脚本:
  - 批量创建并运行docker容器
  - 批量根据github ID获取对应账号的公钥,并将其存放到所要访问的docker容器中

脚本存放在: https://github.com/jiewu-plct/automatic-tool/tree/master/ansible\_script


## RISC-V性能测试工作(PTS) - 王俊强

#### 线路1:

- 正常推进

#### 线路2:

- 广泛收集开源的benchmark
- 基础运行-关键信息获取-报告生成



### openEuler RISC-V 席静

- Openeuler RISCV 22.03发版
  - MiniOS 软件包范围整理:450+个软件包 47个包在openEuler:Mainline:RISC-V failed
  - [刚开始] 22.03版本构建计划和安排:上游刚拉分支

: https://build.openeuler.org/repositories/openEuler:22.03:LTS:Next

- BaseOS for openEuler RISC-V
  - Stage3: <a href="https://build.openeuler.org/project/show/home:zxs-un:openEuler:riscv64:21.09:stage3">https://build.openeuler.org/project/show/home:zxs-un:openEuler:riscv64:21.09:stage3</a>
  - 修包:readline、ima-evm等
- openEuler:Mainline:RISC-V工程构建:

新增succeeded:118个

○ 新增PR:

			-			
datetime	succeeded	failed	unresolvable	broken	disabled	excluded
20211112-1103	2323	163	1562	17	1	61
20211125-1316	2441	146	1475	2	1	61
	118	-17	-87	-15		

- openblas: <a href="https://gitee.com/openeuler-risc-v/openblas/pulls/1">https://gitee.com/openeuler-risc-v/openblas/pulls/1</a>
- apr: <a href="https://gitee.com/openeuler-risc-v/apr/pulls/1">https://gitee.com/openeuler-risc-v/apr/pulls/1</a>
- haproxy: <a href="https://gitee.com/openeuler-risc-v/haproxy/pulls/1">https://gitee.com/openeuler-risc-v/haproxy/pulls/1</a>
- kexec-tools: <a href="https://gitee.com/openeuler-risc-v/kexec-tools/pulls/1">https://gitee.com/openeuler-risc-v/kexec-tools/pulls/1</a>
- Docker功能已经能够支持(rpm安装)
  - docker包工程:https://build.openeuler.org/project/show/home:pandora:docker
  - docker基于oe源yum安装已经能够成功安装和运行:https://github.com/plctlab/openEuler-riscv/issues/194
- 新增一个openEuler RISC-V 打包构建相关工具: https://github.com/plctlab/openeuler-riscv-devtools
- 基础设施搭建: 将PLCT的riscv基础设施接入到华为云的相关事宜讨论: https://etherpad.openeuler.org/p/sig-RISC-V-meetings

### Gentoo的情况更新

- 新增软件包
  - xfce-extra, gnome-extra/cinnamon, mate-base/mate
  - app-i18n/{fcitx,sunpinyin}等输入法
  - sci-mathematics/{spin,singular}, dev-python/sympy
- OpenJDK 初步打包成功
- 测试kvm, kvmtool打包

#### Arch Linux RISC-V(东东)

#### 移植进度:

[extra] 2376 / 2996 (79.30%)(新增7)

[community] 5960 / 8781 (67.85%)(新增67)

## Clang / LLVM 社区的更新(廖春玉、陆旭凡)

- 1. D114246: bug fix in framelowering. Bug 发生在使用base pointer来处理 outgoing 参数的时候
- 2. D113890: Add new tag attribute to track reserved registers <a href="https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/195">https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/195</a>
- 3. D113798: Add loop unrolling and peeling preferences for RISCV。主要针对RISCV特定体系结构来优化loop unrolling 和peeling。

## openSBI 社区的更新(王翔)

- 添加LiteX UART支持
- opensbi编译使用绝对路径, 会使\_\_FILE\_\_和编译路径相关,通过编译器选项-ffile-prefix-map修正, 建议修正Makefile
- opensbi sbi\_console\_getchar为非阻塞函数, 串口没有收到数据和函数没有实现返回相同, 建议返回-2标识未实现, 还未回复
- 改进错误处理函数, 删除了BUG()和BUG\_ON(), 改为 sbi panic。强制开发者输出更详细的错误信息

### RISCV性能跟踪小队 - 陈小欧 / 吕晓倩 / 吴洁

1. SPEC CPU 跑分更新:

	SPEC2017		
GCC	unmatched (Base/Peak)	Qemu (Base/Peak)	
intrate	1.28/1.36	1.83/2.4	
inspeed	0.4494/0.454	0.676/0.768	
fprate	0.812/0.899	1.04/1.15 (*521 not run)	
fpspeed	0.6081/0.6665	0.942(644 NR)	
LLVM	unmatched (Base/Peak)	Qemu (Base/Peak)	
intrate	1.22(541 error) / 1.23 (541 error)		
inspeed	0.442(641 error) / 0.447(641 eoor)		
fprate	0.7258(521,527 error) / 0.8274(521,527 error)		
fpspeed	0.2858(621,627,628,654 error) / 0.3385(621,627,628,654 error)		
	SPEC2006		
GCC	unmatched (Base)		
intrate	7.86		
inspeed	2.33		
fprate	5.62(416 error)		
fpspeed	1.48(416 error)		

2. SPEC CPU 2000 toolset 构建完成

CPU2000 toolset中的perl-5.8.7依赖已经过时的头文件, 很难在现有的操作系统上编译, 于是用CPU2006中的perl-5.12.3替代perl-5.8.7

3. CPU2006 416 running succeed

416需要添加编译选项:

-funconstrained-commons -std=legacy

## Chisel and Additional Technology / Sequencer

● 咕了

#### 香山开源RISC-V处理器 - ICT / PCL

- 时序改动比预期的慢, 可能要delay两周时间, 到12月中旬稳定了
- 最近

## MLIR RISC-V Vector (RVV) Dialect Proposal - 张洪滨

#### 注:提交人不在线

- RISC-V Vector Extension (RVV) Dialect Proposal
  - RFC: https://llvm.discourse.group/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146
  - WIP: Integration Test, 在 RVV Dialect 中使用 Built-in Scalable Vector Type
- 和 Arm SVE 讨论 MLIR Built-in Scalable Vector Type
  - RFC: https://llvm.discourse.group/t/rfc-add-built-in-support-for-scalable-vector-types/4484
- 等待 MLIR Built-in Scalable Vector Type
  - Patch: https://reviews.llvm.org/D111819

## OpenCV: 面向RVV的DNN模块优化 - 韩柳彤

注:提交人不在线(<u>liutong2020@iscas.ac.cn</u>)

- 之前优化工作的讲解: OpenCV Webinar 第11期
  - https://v.qq.com/x/page/l33095uwebs.html
- 进一步优化处理尾端的方式
  - https://github.com/opencv/opencv/pull/21086

### Virt-mem:为Linux添加Sv57支持-潘庆霖

注:提交人不在线(<u>panqinglin2020@iscas.ac.cn</u>)

● 基于Alex的Sv48 patchset重新生成了Sv57的patch, 并已发送上游

#### RISC-V 笔记本计划的进展 / 吴伟

- 过去2周硬件部分没有观察到有新的动作
  - 但是平头哥开源了C910之后多了一个可能性
  - 开始认真的考虑使用香山等开源IP/SoC搭建超廉价笔记本的可能性

0

- 软件部分, 目光开始看向 LibreOffice
  - Firefox和Chromium第一步已经完成了,现在完善的越来越流畅
  - VSCode 有不少人还挺关注(陆亚涵同学加油)
  - Minecraft 已经有外国网友跑了起来(但是使用了 OpenJDK/Zero 的样子, 很慢?)

## 自由讨论 / AOB

Rust Mod Team 集体辞职