欢迎第一次加入的伙伴(开会时请从下一页开始展示)

- 开放编辑, 直接点击 request for edit 然后在东亚时区群里at吴伟
- 如果没有找到自己的内容分类, 可以添加1-2页在最开始或中间
- 欢迎在开始的前5分钟进行自我介绍
- 日常八卦在东亚时区RISC-V双周同步微信群中,欢迎加入

东亚时区RISC-V双周会

2024年04月25日 · 第079次

https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync

Host: 张馥媛

Organizer: PLCT Lab <u>plct-oss@iscas.ac.cn</u>

会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(没有的话就直接跳过)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- Unratified Specs 的参考实现进展
- 东亚地区小伙伴的项目更新
- 自由讨论

RISC-V International 同步、全球开源社区八卦

- RISC-V CEO Calista Redmond 在 Embeded World 2024 被采访视频
- <u>Ventana 和 Canonical 携手用 RISC-V 实现企业数据中心、高性能和人工智能</u> <u>计算</u>
- <u>巴塞罗那超算中心与巴西 ELDORADO 研究所合作推进面向高性能计算和人工</u> 智能的 RISC-V 开发
- SYSGO 的嵌入式 Linux ELinOS 7.2 版支持 RISC-V

RISC-V 韩语社区的同步与八卦

- 韩国嵌入式公司 COONTEC 于24日公布为real-time hypervisor "PikeOS"提供Software Defined Vehicles 支持
 - 由德国SYSGO开发的PikeOS已于2020年初支持RISC-V, QEMU上也能跑PikeOS
 - 这次由COONTEC提供Level 4 virtual ECU解决方案
- 三星研究院SAIT在硅谷成立 Advanced Processor Lab(APL),坊间传闻主要scope为自研基于RISC-V的AI 芯片
- 目前三星在美国的AGI Computer Lab正在开发名为"Maha1"的AI inference chip
- 三星此前被SK Hynix的high-bandwidth memory (HBM)赶超, 因此在三星研究院也在集中研发3D DRAM

RISC-V 日语社区的同步与八卦

• 日本社区没有新闻

RISC-V 俄语社区的同步与八卦

本周暂无新闻

RISC-V 德语社区的同步与八卦(罗云翔)

1. 欧洲设计和验证会议(DVCon Europe)10月15日-10月16日 慕尼黑电子系统和集成电路设计和验证的语言、工具和知识产权的应用

https://riscv.org/event/dvcon-europe-2024/

https://dvcon-europe.org/

https://dvcon-europe.org/authors/call-for-research-papers



Topics	
SYSTEM-LEVEL AND SOFTWARE DESIGN	~
MODEL-BASED SYSTEMS ENGINEERING	~
VERIFICATION & VALIDATION	~
MIXED-SIGNAL AND LOW-POWER DESIGN AND VERIFICATION	~
IP REUSE & DESIGN AUTOMATION	~
FUNCTIONAL SAFETY AND SECURITY	~

RISC-V 德语社区的同步与八卦(罗云翔)

2. ISC High Performing 2024 5月12日至16日 汉堡 机器学习、数据分析、量子 计算 https://riscv.org/event/isc-high-performing-2024/https://www.isc-hpc.com/about-overview.html https://www.isc-hpc.com/agenda-2024.html

- 1) HPC Next: The RISC-V Ecosystem
- 2) Fourth International Workshop on RISC-V for HPC
- 3) Accelerating HPC Frontiers: Integrating AI Vector Compute with High-Performance RISC-V Cores
- 4) H3 2024: HPC on Heterogeneous Hardware



RISC-V 学习资源汇总整理计划

背景描述:

RISC-V 国际基金会在 2023 年 12 月 14 日发起了一个新的 RISC-V 学习资源汇总整理计划[1],希望为 RISC-V 的爱好者和初学者提供一个方便的学习资源索引(学习资源可以是课程、软件、文档、文章等)。Learning RISC-V 仓库地址: https://github.com/riscv/learn。

我们的目标:

未来把所有中国乃至 东亚的 RISC-V 教学资源都列上去!

欢迎直接向 GitHub 提交 Issue 报告学习资源(自己的或者他人的都可以)

有问题也欢迎联系:汪辰 wangchen20@iscas.ac.cn

状态更新:

- Implementing a Linker from Scratch [2]:新提交
- [1] https://lists.riscv.org/g/allmem/message/256
- [2] https://github.com/riscv/learn/issues/39

RISC-V GCC进展

psABI预计今年发布2.0release,介绍讨论了目前PR中的一些议题
 https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pulls

• RVV修复了highpart register overlap的问题

https://gcc.gnu.org/git?p=gcc.git;a=commit;h=9f10005dbc9b660465ec4a9640bcbdcc1e5171c3

● GCC14 release changelogs已经发布,包含多个RISC-V新特性支持
https://gcc.gnu.org/gcc-14/changes.html

Clang/LLVM 进展 (PLCT)

- [RISCV] Fix assertion failure in genShXAddAddShift
 https://github.com/llvm/llvm-project/pull/88757
- [InstCombine] Simplify (X / C0) * C1 + (X % C0) * C2 to (X / C0) * (C1 C2 * C0) + X * C2

https://github.com/llvm/llvm-project/pull/76285

CI 增加了专门针对codegen的测试, 大家在给upstream提patch想测试regression的话, 欢迎适用:

https://github.com/dtcxzyw/llvm-codegen-benchmark/

QEMU/Spike/Sail/ACT进展 (PLCT)

V8 for RISC-V 更新(邱吉、陆亚涵)

根据编译器宏定义检测zbb/zbs/zba

1. 5443166: [riscv] Detect zbb/zbs/zba by complier define | https://chromium-review.googlesource.com/c/v8/v8/+/5443166

Port updstream

- 5470544: [riscv][fastcall] Allow reentrance to JavaScript | https://chromium-review.googlesource.com/c/v8/v8/+/5470544
- 5454820: [riscv][codegen] Introduce MemoryRepresentation::kProtectedPointer | <u>https://chromium-review.googlesource.com/c/v8/v8/+/5454820</u>

Review

3. 5454696: [riscv][turbofan] Implements 32-bit compare against zero | https://chromium-review.googlesource.com/c/v8/v8/+/5454696

Spidermonkey for RISC-V更新(邱吉、陆亚涵)

OpenJDK for RISC-V 更新(RV64及upstream) 杨飞 (offline)

- 1. Porting and debugging of virtual thread pinning issue on RISC-V
- Initial version: https://github.com/RealFYang/loom/commit/56746e7b9b2e20c999427201479b03f97eac805c (RISC-V vthread support for JVM intrinsic monitors)
- Needs further debugging
- 2. Reviewed riscv-port-jdk11u backport PRs:
- https://github.com/openidk/riscv-port-idk11u/pull/11 (8328065: RISC-V: Add isolation for shared code changes)
- https://github.com/openjdk/riscv-port-jdk11u/pull/12 (8328580: Remove trivial shared code changes which are leftover from riscv port)
- https://github.com/openjdk/riscv-port-jdk11u/pull/13 (8283865: riscv: Break down -XX:+UseRVB into seperate options for each bitmanip extension)
- https://github.com/openidk/riscv-port-idk11u/pull/16 (8291893: riscv: remove fence.i used in user space

8291947: riscy: fail to build after JDK-8290840

8310656: RISC-V: __builtin___clear_cache can fail silently)

- https://github.com/openjdk/riscv-port-jdk11u/pull/17 (8284937: riscv: should not allocate special register for temp)
- https://github.com/openjdk/riscv-port-jdk11u/pull/18 (8285303: riscv: Incorrect register mask in call_native_base)
- https://github.com/openjdk/riscv-port-jdk11u/pull/19 (8297697: RISC-V: Add support for SATP mode detection

8301067: RISC-V: better error message when reporting unsupported satp modes)

- 3. CFV: New RISC-V Port Committer: Gui Cao
- https://mail.openjdk.org/pipermail/riscv-port-dev/2024-April/001345.html
- https://mail.openjdk.org/pipermail/riscv-port-dev/2024-April/001367.html

OpenJDK for RISC-V 更新(RV32G移植相关工作)曹贵

JDK RV64:

- - https://github.com/openjdk/jdk/pull/18737 (8330095: RISC-V: Remove obsolete vandn_vi instruction)
- - https://github.com/openjdk/jdk/pull/18780 (8330242: RISC-V: Simplify and remove CORRECT_COMPILER_ATOMIC_SUPPORT in atomic_linux_riscv.hpp)
- https://github.com/openjdk/jdk22u/pull/146 (8330242: RISC-V: Simplify and remove CORRECT_COMPILER_ATOMIC_SUPPORT in atomic_linux_riscv.hpp)
- - https://github.com/openjdk/jdk21u-dev/pull/507 (8326936: RISC-V: Shenandoah GC crashes due to incorrect atomic memory operations)
- - https://github.com/openjdk/jdk17u-dev/pull/2385 (8329823: RISC-V: Need to sync CPU features with related JVM flags)
- - https://github.com/openjdk/jdk17u-dev/pull/2417 (8326936: RISC-V: Shenandoah GC crashes due to incorrect atomic memory operations)

JDK RV32:

本期暂无更新

RuyiSDK (Jing Xi, PLCT)

•

openEuler RISC-V(周嘉诚)

- Working on next major release, 24.03 LTS and a LLVM-built sibling preview release for LLVM Parallel
 Universe Project
- Brief work recap
 - kexec-tools: add riscv64 support [open][distro]
 - <u>qt6-qtwebengine: add riscv64 enablement patches [merged] [distro]</u>
 - rust: enable profiler bulletin for building browsers [merged] [distro]
 - <u>aperftools: add "--enable-frame-pointers" for riscv64 [merged] [distro]</u>
 - supermin: try replacing dietlibc with musl on riscv64 [open] [distro]
 - Many other packaging changes, and more fixes for the "LLVM Parallel Universe Project"

Gentoo for RISC-V 的情况更新(Gentoo 小队)

Arch Linux RISC-V(潘瑞哲、Felix(Offline))

Package update count: 3989
Distinct package update count: 3160
[core] 257 / 264 (97.35%)
[extra] 13165 / 13657 (96.4%)

```
linux - 6.7.arch3-1 --> 6.8.5.arch1-1
firefox - 124.0.1-1 --> 125.0.1-1
qt6-webview - 6.6.2-1 --> 6.7.0-1
qt6-webengine - 6.6.2-1 --> 6.7.0-1
jre-openjdk - 21.0.2.u13-3 --> 22.u36-1
libreoffice-fresh - 7.6.4-2 --> 24.2.2-1
electron29 - 29.1.5-1 --> 29.3.0-1
electron30 - never been built --> 30.0.1-1
code - 1.86.0-1 --> 1.88.1-1
archiso - 75-1 --> 77-1
```

Arch Linux RISC-V(潘瑞哲、Felix(Offline))

Package update count: 3989
Distinct package update count: 3160
[core] 257 / 264 (97.35%)
[extra] 13165 / 13657 (96.4%)

- gcc11: https://github.com/felixonmars/archriscv-packages/commit/8f8208f5c
- rust: https://github.com/felixonmars/archrisev-packages/commit/b559422c5
 - o bpo https://github.com/rust-lang/rust/pull/123612 to fix cross-language LTO
- js2py: fix bytecode for Python 3.12 https://github.com/PiotrDabkowski/Js2Py/pull/327
- ollama: https://github.com/felixonmars/archriscv-packages/commit/b58fc0813
 - use https://github.com/chewxy/math32 where stub_riscv64.s is disabled
- https://github.com/felixonmars/archriscv-packages/commit/6ca51e4df
 - Enable LLD and JIT. PGO is still disabled since Rust 1.62.0 from Rustup does not contain profile builtins

Fedora for RISC-V status update (20240425)

RPM packaging

- Koji Status: F40
 - F39: <u>22465/22787 [98.59%] srpm</u>
 - F40: <u>21373/23279 [91.81%]</u> srpm
 - Rawhide: in the process of preparing
 - LiveCD Image
 - Focus on upstreaming srpm

main package version:

- Toolchain: gcc-13.2.1 -1, glibc-2.38-10, binutils-2.41-15[up-to-date]
- o libffi-3.4.4-4(up-to-date)
- java-1.8.0-openjdk(up-to-date),java-11-openjdk,java-17-openjdk,java-21-openjdk
- o java-latest-openjdk-19→20→21→22
- o perl-5.38.0-503(up-to-date)
- o python3.12-3.12.2-2(up-to-date)
- Ilvm-18.1.1-2(up-to-date)
- o golang-1.22.1-1(up-to-date)
- o rust-1.77.0-1(up-to-date)

- Desktop support Fedora 39:
 - DONE: XFCE/LXDE/LXQT/GNOME/Budgie/Cinnamon/Mate/Sugar/Sway/KDE/Deepin
 - Key Desktop App[DONE]
 - firefox-120.0-2
 - Libreoffice-7.6.3.1-4
 - Thunderbird-115.6.1-1
 - o Chromium-120.0.6099.109-1
- Image :
 - Sophgo SG2042 LiveCD image [COMING]
 - T-Head TH1520 LiveCD image [COMING]
 - StarFive JH7110 boards[ONGOING]
- ROS/ROS2 upgraded to F39
 - ROS2 Image for F39[DONE]
- function testing:
 - Podman[pass], Image: <u>fedora-rv64</u>(f39)
 - Ceph[ONGOING]
 - K8s[ONGOING]
- CasaOS [DONE]
 - NextCould

Debian for RISC-V(于波)

- Official port update
 - 1. ~560 packages need to be build
- Debci <u>Update</u>
 - 1. Britney's job in April for 20K packages
 - 2. debci munin demo
- Some works
 - 1. Libreoffice (ChenXuan)
 - 2. qtwebengine5 (<u>5.15.15</u>)
 - 3. <u>bisect-ppx</u>, <u>ocaml-linenoise</u> [NEW queue], <u>xwayland-run</u>, <u>sphinx-theme-builder</u> [ITP done]

riscv64-debci-bj-07

4. <u>libt3window</u>, <u>libtranscripts</u>, <u>sup</u> [ftbfs done],



Exim mail throughput

Exim Mailqueue

RevyOS (程龙灿)

•

FW相关更新(王翔)

opensbi

- ➤ 添加Smdbltrp Ssdbltrp扩展的支持
- ➤ andes有25/45/65多个系列, 重命名 andes45为andes
- ➤ 把thead的pmu初始化和soc绑定,未来的芯片可能用 标准方法实现
- ➢ 修正sbi_dtbr的一些bug,内存权限检查和共享内存地址获取
- ➤ 自旋锁等待中添加 pause指令
- ▶ 单元测试添加了原子和自旋锁测试

固件相关更新(洛佳)

RISCV性能跟踪小队 - 陈小欧

香山开源RISC-V处理器 - ICT / PCL

香山开源技术讨论群: 879550595 (QQ)

● 前端

- FTQ 折叠历史相关存储面积裁剪(#2856)
- FTB 功耗优化,实现根据阈值控制 FTB 的开关(#2863)
- 修复 ICache 预取中 p1_vaddr、p2_vaddr 的初始化问题(#2843)
- 重构 ICache 以实现功耗优化,目前正在时序调优

后端

- 修复浮点发射队列间唤醒通路的连接,修复后浮点性能提升约 32. 38%(#2830)
- 修复 vfcvt FU 在标量指令支持上未判定输入为 CanonicalNAN 的情况(#2855)
- 修复由分 Bank ROB 暴露出的 walk 指针设置错误、vfdatasource 错误等 bug(#2877)

访存

- H 扩展通过 CI 测试,已合入香山主线(#2852)
- o 向量访存重构后,大量 bug 被修复,目前已打通 unit-stride 通路; VLSU 异常处理接近完成
- Evict on refill 特性完成性能和时序评估
- 初步完成 LQRAW 和 LQReplay 的门控编码; 部分完成 LSQ 的面积裁剪

缓存

- CHI-CoupledL2 初版 RTL 若干 bug 修复, 在 CHI VIP 的 VCS 环境中成功启动被动模式 TL-Test
- 分析采用 MultiCyclePath2 的 L2 时序结果,并做进一步优化
- 修复 TL-Test bug,四核缓存子系统成功通过 TL-Test 的 9 个 seed 共 9 亿拍测试
- 在 L2 上实现缓存数据压缩算法,并评估 L2 容量增减对 SPEC 的性能影响
- 完成 Temperal 预取器的 meta 迁移到 L2 并共享缓存数据空间

MLIR 结合 RISC-V 相关工作 - 张洪滨

Chisel and Additional Technology / Sequencer

OpenHW & OpenHW Aisa Working Group

ROCm bootstrapping for RISC-V (陆言, PLCT Tariser)

自由讨论 / AOB

BACKUP

准备加入更多的国际开源组织进行同步观测

欢迎追加或提议