欢迎第一次加入的伙伴(开会时请从下一页开始展示)

- 开放编辑, 直接点击 request for edit 然后在东亚时区群里at吴伟
- 如果没有找到自己的内容分类, 可以添加1-2页在最开始或中间
- 欢迎在开始的前5分钟进行自我介绍
- 日常八卦在东亚时区RISC-V双周同步微信群中, 欢迎加入

东亚时区RISC-V双周会

2022年10月13日·第045次

https://github.com/cnrv/RISCV-East-Asia-Biweekly-Sync

Host: 史宁宁

Organizer: PLCT Lab <u>plct-oss@iscas.ac.cn</u>

会议议程(15:00 - 16:00)

- 自我介绍、等待参会者接入、非技术话题八卦(5分钟)
- RVI 的更新和八卦(基本上跟东亚双周会群内消息同步)
- Unratified Specs 的参考实现进展
- 东亚地区小伙伴的项目更新
- 自由讨论

RISC-V International 同步、全球开源社区八卦

- 上午举行了 RISC-V Open Hours
 - Slides:
 - https://docs.google.com/presentation/d/1aWyY2Gke4yzOBKRyvMfpYWBg6WMw-gOutLIXaSJ-vvM/edit?usp=sharing
 - Zoom notes:
 - https://gist.github.com/pdp7/185334ba83fb570806f9ee681f20282f
- AOSP RISC-V 开始了 upstream 的第一步
 - https://mp.weixin.qq.com/s/xzVigqvMafuPfKf9IQEGGQ
- PLCT开源进展·第38期·2022年10月01日
 - https://zhuanlan.zhihu.com/p/571386624
- 英特尔携手SiFive, 带来了RISC-V的"树莓派"
 - https://mp.weixin.qq.com/s/7yquxztGus5S29L6UXSdvw
- DeepComputing and Xcalibyte announce the ROMA laptop will be powered by TH1520 the first SoC from Wujian 600's platform by Alibaba T-Head | Xcalibyte
 - https://riscv.org/blog/2022/10/deepcomputing-and-xcalibyte-announce-the-roma-laptop-will-be-powered-by-th1520-the-fi rst-soc-from-wujian-600s-platform-by-alibaba-t-head-xcalibyte/
- FYI LuaJIT 有人认领并且做了一小半了:
 - https://github.com/LuaJIT/LuaJIT/issues/628#issuecomment-1269529038



[RISC-V] [security] Security HC Vice Chair

安全HC的副主席要换人了:

It is with regret that I have to announce the stepping down of Manuel Offenberg as vice-chair of the Security Horizontal Committee. Due to a role change in his organisation he is unable to continue in his Risc-V positions.

有兴趣参选的可以看:

https://lists.riscv.org/g/security/message/545

Platform Runtime Services 2022 Task Group Charter

https://github.com/riscv-admin/prs/blob/main/CHARTER.md

我想群里会有伙伴感兴趣的:

The primary objective of the Platform Runtime Services(PRS) 2022 TG is to drive the standardization for various platform services required for interaction between the supervisor software and the firmware. This includes Supervisor Binary Interface(SBI), Advanced Configuration and Power Interface(ACPI), Unified Extensible Firmware Interface (UEFI) specifications. While the SBI is a RISC-V only specification maintained by the RISC-V community, UEFI & ACPI are cross architecture specifications.

[RISC-V] [tech-privileged] Fast-track extension proposal for Resumable Non-Maskable Interrupts (Smrnmi)

We're submitting for your consideration an extension for resumable non-maskable interrupt (RNMI) support.

You can find the proposal in Ch. 4 of the following PDF: https://github.com/riscv/riscv-isa-manual/releases/download/draft-20221004-28b46de/riscv-privileged.pdf

And you can find the source here:

https://github.com/riscv/riscv-isa-manual/blob/28b46de77ca7fb94ffcf6cf669cc27269f6013de/src/rnmi.te

from 水人

[RISC-V] [tech-vector-ext] Internal review of Zvfhmin/Zvfh extensions before public review

https://github.com/riscv/riscv-v-spec/tree/zvfh

Krste

https://lists.riscv.org/g/tech-vector-ext/message/830

RISC-V 韩语社区的同步与八卦

- Samsung副会长与孙正义会面讨论收购 ARM, SK海力士以前说想买ARM但是这次没有会晤的计划
- Segger的emRun++ licensed to SiFive <u>SEGGER emRun</u>, newlib的embedded版但是优化比较好
- Zaram Technology KOSDAQ上市,低功耗5G通信SoC,还有DSP
 - Fabless 5G SoC 基于RISC-V的
 - PRODUCT | ZARAM (e.g., optical network unit (ONU) solutions)
 - 腾讯控股的, 社长和员工40人是从LG脱离出来的

RISC-V 日语社区的同步与八卦

- NSITEXE 公司 RISC-V SoC
 - 做基于RISC-V的General Purpose CPU 和 高安全性的SoC
 - 服务于汽车ASIL D的安全性标准
- RISC-V Days Tokyo 2022 Autumn 11月16日~18日, online参加可能
 - O RISC-V Days Tokyo 2022 Autumn | RISC-V 協会 | RISC-V Association (riscv.or.jp)
- RISC-V 協会代表 河崎 俊平
 - 在日立开发了SHマイコン嵌入式架构
 - 方向: 机器人, 汽车, IoT loTはARMー辺倒にあらず、「RISC-V」に大きなチャンス (nikkei.com)

RISC-V 俄语社区的同步与八卦

- 俄罗斯RISC-V联盟在9月22日成立
- 法人:安娜·谢列布里亚尼科娃 Серебряникова Анна Андреевна(兼任大数据协会主席, МегаФон 董事会成员, НП ГЛОНАСС 董事会成员, 俄罗斯媒体传播联盟董事会成员, РСПП 数字经济委员会联合主席, 国家杜马信息政策、信息技术和通信委员会专家委员会成员。)

RISC-V 俄语社区的同步与八卦

联盟成员:

- Yadro 服务器与存储系统制造商
- Baikal Electronics —— 俄罗斯国产处理器开发商
- RusBITech Astra —— Astra Linux开发商
- Vostok —— 软硬平台开发商
- 莫斯科国立电子技术学院

技术储备:

- Syntacore
- CloudBear

RVI会议纪要: automotive SIG meeting

- Introductions
- Overview of the SIG's purpose and charter:
- o https://github.com/riscv-admin/automotive/blob/main/CHARTER.md
- Next priority next steps for the SIG
- o Nominations for chair and co/vice-chair
- o Developing a gap analysis
- AOB

Meeting details:

- Meeting link: https://zoom.us/j/93288054803 [zoom.us]
- Passcode: 864397
- Join link: https://zoom.us/j/93288054803?pwd=R0g5blVieVZGb2NsVjBuZXRhejMzdz09 [zoom.us]

RVI会议纪要:

Sig-toolchian 会议纪要 2022.10.10

- 1. riscv-gnu-toolchain仓库的issue现由经验丰富的Tommy Murphy负责清理并分类归档, 计划将现有的200+open状态的issues减少到50左右, 这其中有100+需要关闭(大部分是构建相关问题).
- 2. -march for profiles:讨论通过-march指定profile(相关内容见 https://docs.google.com/spreadsheets/d/1A40dfm0nnn2-tgKIhdi3UYQ1GBr8iRiV2edFowvgp7E/edit?usp= sharing
-)来设置isa string是否可行。讨论决定交给dev partner来做,将在撰写好SOW后开始。
- 3. Eop chen介绍RVV intrinsics在gcc和llvm已全部实现, 目前正在重新设计并简化RVV intrinsics。引发争议, 将在邮件列表继续讨论。

RVI会议纪要:

2022.10.11 RISC-V Marketing Committee Monthly会议纪要:

1. 定位和信息更新:

关于RISC-V的词汇区分:开放标准、自由灵活(建议使用), 开源、免费(避免使用)

2. RISC-V社区领袖奖(1人)和RISC-V 社区贡献者奖(2021年是15人)将在RISC-V Summit上颁发。欢迎提名 https://docs.google.com/forms/d/e/1FAlpQLSf1mPkdmhNLzrXYDOk2H UHX QBzUifXAhYUhlNAliGBr3Qyw/viewform?usp=send form

3. RISC-V Summit议程公布(Industry track 将安排在12.13星期二) https://events.linuxfoundation.org/riscv-summit/program/schedule/

展位赞助截止日期11.4(白金黄金白银都有余位)https://events.linuxfoundation.org/riscv-summit/sponsor/

点菜赞助截止日期10.7(已截止)

注册报名通道已开启(线上&线下)截止日期10.15(本周五)

https://events.linuxfoundation.org/riscv-summit/register/

(大家讨论了499美元报名费是否太贵的问题。后续可能进行商业调整)

- 4. 活动补充:10.18有Andes' RISC-V Con
- 官网地址https://www.andestech.com/Andes RISC-V CON 2022 US/
- 5. 内容补充:RVI近期收到了非常多很棒的技术博客 欢迎投稿 https://docs.google.com/forms/d/e/1FAIpQLSew43IZvSI0SaOI02LFEtIafZlckQSadXsSfjiSQjFyy6mTHw/viewform
- 6.9月28日举行了RISC-V线上招聘会,来自各国的200多个组织报名参与,新增了140%的职位发布数量。后续将继续举办更多招聘会

AOSP for RISC-V - 汪辰、陆旭凡

Google AOSP 动态更新:

10月1日开始宣布接受 PR for riscv。建立了一份在线跟踪表以跟踪进度,并将每两周更新一次。 https://docs.gg.com/sheet/DSWhgaHVGSXBgcWlo

Android (RISC-V) Review 双周报(20221013): https://zhuanlan.zhihu.com/p/573209602

- RVI Android SIG 动态更新:
 - RISC-V Android Source https://github.com/riscv-android-src 10 月 1日发布一次重大更新。主要修改涉及 CTS/VTS 测试中的 bugfix 以及 ART 部分。
 - o add step to apply patch for emulator: https://github.com/riscv-android-src/riscv-android/pull/7
 - o add changelog for 10/1 release: https://github.com/riscv-android-src/riscv-android/pull/8
 - 配合 CTS 测试移植 chrome 到 android apk for riscv。 50 % source pass build
- 技术类文章分享:
 - Symbol Versioning 基本使用: https://zhuanlan.zhihu.com/p/571729654

RISC-V GCC进展

gcc合并了大量RVV builtin支持的patch, 正在支持intrinsic的有关内容中:

RVV C Intrinsic API会议记要: meeting notes

修复了ZC*扩展中alignment与RVC表现不一致的问题,目前正在review中:

https://github.com/openhwgroup/corev-gcc/pull/11

gcc -m[no]-csr-check选项的支持已合并进入上游:

https://gcc.gnu.org/git?p=gcc.git;a=commit;h=32f86f2b54dc97cb6a40edef421b6a30c3bd1c04

Tsukasa提出了关于寄存器对框架支持的一些设计, 正在讨论中:

https://docs.google.com/presentation/d/1TawtheXCS9RzIzGnKfl7T6q8P3LFsaj1S13IJVezco8/edit?usp=sharing

RISC-V GNU Toolchain双周会slides链接:

https://docs.google.com/presentation/d/1mtetMlzfYtf9JQ4pwn9BjDlnzE-ladqxQ9C6ypReg3s/edit#slide=id.g1620e3c7697_0_3

Clang/LLVM 进展 (PLCT)

- Gollym
 - 大佬说本周帮忙review代码
- LLVM
 - [RISCV] Use hasAllWUsers to recover XORI/ORI https://reviews.llvm.org/D135538
 - [LLDB][RISCV][NFC] Rewrite instruction in algebraic datatype https://reviews.llvm.org/D135015

_

Clang / LLVM 社区的更新(廖春玉、陆旭凡)

- 1. D135693 [WIP][RegisterScavenger][RISCV] Don't search for FrameSetup instrs if we were searching from Non-FrameSetup instrs
- 2. D135264: [MachineCombiner][RISCV] Enable MachineCombiner for RISCV
- 3. D134893: [LSR][TTI][RISCV] Add isAllowTerminatingConditionFoldingAfterLSR into TTI and enable it for RISC-V
- 4. D98101: [RISCV] Enable the LocalStackSlotAllocation pass support
- 5. D135600: [RISCV] Use branchless form for selects with 0 in either arm

QEMU/Spike/Sail/ACT进展 (PLCT)

- QEMU
 - Zc*反汇编bug修复
 - https://github.com/plctlab/plct-gemu/tree/plct-zce-upstream
 - https://lists.nongnu.org/archive/html/qemu-riscv/2022-09/msg00229.html
 - https://github.com/plctlab/plct-qemu/tree/plct-corev-upstream-sync-dma
 - RVV 反汇编支持被接收
 - https://lists.gnu.org/archive/html/gemu-riscv/2022-09/msg00211.html

gem5 进展 (PLCT)

RVV 扩展开发进展


- 开始有 RIVOS 的伙伴参与开发, 日常开发也从 GitLab 转移到了 GitHub;
- 还剩下大约 5 条指令没有实现;
- 开始整理和完善现有的代码,计划在近期向上游提交第一个正式patch。

V8 for RISC-V 更新(邱吉、陆亚涵)

新增的opcdoe适配

 3940601: [riscv64] support 64bit mul high and Int64MulWithOverflow | https://chromium-review.googlesource.com/c/v8/v8/+/3940601

Spidermonkey for RISC-V更新(邱吉、陆亚涵)



OpenJDK for RISC-V 更新(RV64及upstream)杨飞

- 1. Merged jdk-mainline PRs
- https://git.openidk.org/jdk/pull/10512 (8294679: RISC-V: Misc crash dump improvements)
- Refactoring RISC-V Assembler functions (work in progress)
- 2. Reviewed jdk-mainline PRs
- https://github.com/openidk/idk/pull/10421 (8294366: RISC-V: Partially mark out incompressible regions)
- https://github.com/openjdk/jdk/pull/10620 (8295016: Make the arraycopy_epilogue signature consistent with its usage)
- https://github.com/openidk/jdk/pull/10643 (8295110: RISC-V: Mark out relocations as incompressible)
- 3. Reported new JBS issue
- https://bugs.openidk.org/browse/JDK-8294881
- 4. Setup X11 on HiFive Unmatched board (for Java GUI testing purposes)
- 5. Loom RISC-V Port
- New branch at: https://github.com/RealFYang/jdk/tree/JDK-8286301
- Template Interpreter & C1 & C2 JIT compiler: can run skynet test
- TODO: Perform full regression test / performance test
- 6. Foreign-API RISC-V Port
- Add new regression tests for RISC-V
- TODO: Polish code comments
- 7. Vector-API RISC-V Port

OpenJDK for RISC-V 更新(RV32/PLCT 史宁宁)

- 1.Update the java_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/541
- 2. Update the c_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/542
- 3. Fix the int_args and stk_args in x_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/543
- 4. Fix the offset error in unsafe.cpp https://github.com/openjdk-riscv/jdk11u/pull/544

OpenJDK for RISC-V 更新(RV64及upstream)张定立

JDK-mainline PRs:

• https://github.com/openjdk/jdk/pull/10628 | (8295033: hsdis configure error when cross-compiling with --with-binutils-src)

Vector-API support:

RISC-V: RISC-V: Add VectorStoreMask node for Vector API

OpenJDK for RISC-V 更新(RV64及upstream)曹贵

Vector-API doc and Test:

- [RVV] Vector API impact on the number of instructions
- [SVE] Vector API impact on the number of instructions

OpenJDK8 backporting(章翔)

1. https://github.com/zhangxiang-plct/jdk8u/pull/105

2、针对JDK8中关于barrier相关内容的移植修改

Fix barrierset

openEuler RISC-V

- 软件包编译构建进度:
 - mainline: 4168 / 4240 98.30%
 - o epol: 993 / 980 97%
- PR:+19(中间仓: 7 src-oe: 12)
 - o vlc、qt5-qtwebengine、libftdi、lirc等19个pr: <u>PR清单</u>
- new image released:
 - <u>镜像地址</u>
 - 测试报告
- 软件包版本
 - Toolchain gcc-10. 3. 1-10 / glibc-2. 34-80
 - binutils 2.37-6
 - libmpc 1.2.0-1
 - o gmp 6. 2. 1-1
 - rust 1.60.0-5 → 1.62.1 (updating)
 - o java-latest-openjdk-18.0.1.9-0
 - IIvm/clang 12.0.1-2 \rightarrow 13.0.1($\sqrt{}$) \rightarrow 14.0.5(updating)
 - o python 3.10.2-4
 - perl 5. 28. 0-435 \rightarrow 5.34.0($\sqrt{}$)
 - o golang 1.17.3-3
 - o nodejs 16.14.2-1

Gentoo for RISC-V 的情况更新(Gentoo小队)

- Support statistics (7851/19558, 40.14%): https://whale.plctlab.org/riscv/support-statistics/
- A total of 517 keywording commits: https://whale.plctlab.org/riscv/RISC-V-双周会/20221013/commits.txt
 - dev-lang/ghc: keyword 9.0.2 for ~riscv
 - A total of 481 commits by matoro
 - PR: https://github.com/gentoo/gentoo/pull/27397
 - Keyword: https://github.com/gentoo/gentoo/commit/66f37906bdd17371f56db2c6426c1d3846bdfdf7
 - o app-i18n/fcitx-rime: keyword fcitx-rime-0.3.2 riscv
 - Keyword: https://github.com/gentoo/gentoo/commit/3fa4a1b72ec4967742606ecc1ff44664741a2b3a
 - app-emulation/libspectrum: keyword 1.5.0 for ~riscv
 - Keyword: https://github.com/gentoo/gentoo/commit/e92402bf378fd22422ac2eb810de72d607c58aa0
 - o app-emulation/fuse: keyword 1.6.0 for ~riscv
 - Keyword: https://github.com/gentoo/gentoo/commit/fbdb4e1296747d5abccf872ffb9b3d84daa9fc32
- riscv overlay
 - libreoffice-7.3.6.2 works

Commit: https://github.com/gentoo-mirror/riscv/commit/85f216842196ad85d1efbb0e9b782fb10e03081e

Arch Linux RISC-V(东东、潘瑞哲)

Built package count: 1603 times Built distinct package: 1280

[core] 252 / 260 (96.92%) [extra] 2687 / 3054 (87.98%) [community] 8526 / 9573 (89.06%)

```
Highlight packages:
gt6-webview - 6.3.2-1 --> 6.4.0-1
gt6-webengine - 6.3.1-1.1 --> 6.3.2-1
rust - 1:1.63.0-1 --> 1:1.64.0-1
rust-analyzer - 20220926-1 --> 20221010-1
racket - 8.5-2 --> 8.6-1
docker-compose - 2.11.1-1 --> 2.11.2-1
pandoc - 2.19.1-4 --> 2.19.2-5.1
imagemagick - 7.1.0.49-1 --> 7.1.0.50-1
telegram-desktop - 4.2.0-1 --> 4.2.4-1
kotlin - 1.7.10-1 --> 1.7.20-1
sglite - 3.39.3-1 --> 3.39.4-1
graphviz - 5.0.1-2 --> 6.0.1-1
git - 2.37.3-1 --> 2.38.0-1
uwufetch - 1.7-3 --> 2.0-1
debugedit - never been built --> 5.0-4.2
```

Arch Linux RISC-V(东东、潘瑞哲)Cont.

- rust 版本 1.64.0 无法正常工作
 - panic 最小复现:fn main() {}
 - Tracking issue: #102155
- cross 得到的 rv64gc binary 无法编译空 main, 会段错误
- native bootstrap 会在 stage1 std artifacts 阶段 panic
- bisect(坑, 小心)得到的 regressed commit 为 263edd43c525, 对应 PR #99033
- Revert PR#99033 后可以得到表现上比较正常的 binary(仅尝试了native bootstrap, 未尝试 cross compile)
- 但是在 config 中开启 debug = true 之后, 不 revert PR 也能正常 native bootstrap.
 - 只启用了 debug assertions, 未更改优化等级
 - 推测问题出在 LLVM

- 最新 beta 表现为正常工作. 对于 beta 分支:
 - 从 #100812 被合并 (a0d07093f80a) 开始, 在 Rust
 1.64.0 环境下可以正常进行 native bootstrap.
 - 从 #101203 被合并 (350cca3b6a89) 开始, 在 Rust
 1.63.0 环境下可以正常进行 native bootstrap.
 - 其中由于 let-chain 的 stabilize 和 revert, 从 <u>#100324</u> (46c59bbb79b3) 开始到 <u>#100812</u> 之间的版本无法被 1.63.0 或 1.64.0 构建, 会在 stage0 报编译错误.
 - #99033 到 <u>#100324</u> 之间的版本症状同 1.64.0, 在 stage1 std artifacts 阶段 panic
- 正在动手搭建 rust nightly 的 native build CI/CD

 uwufetch: 读 /proc/cpuinfo, <u>Bug #529008</u> 上游表示不打算 提供缓解方案, 我们正考虑 patch gemu-user

Arch Linux RISC-V(东东、潘瑞哲)Cont.


- OpenJDK linux kernel 导致 userspace regression, ϻϻͽϼ write only page(-w-)出现 EINVAL
- •
- Fix: [PATCH v4 1/2] riscv: Make VM_WRITE imply VM_READ
- •
- 正在本地修改 linux kernel (backport patch) + 测试中

Fedora for RISC-V (傅炜)

- SRPM打包编译进度
 - [rawhide]【On Going】[https://openkoji.iscas.ac.cn/repos/fc36dev/] 作为编译环境仓库使用
- 以 server 和 desktop 的功能包为目标:
 - firefox and Chromium are blocked dependencies
 - scala[On Going]
 - Mingw-w64-tools 【On Going】 感谢 PLCT-于波 提供咨询
 - o libvirt-8.2.0-1-f36 with RISC-V patch[DONE], working on libvirt-8.8.0-1感谢dlan17提供咨询
- 软件版本:
 - Toolchain gcc-12.2.1-2 / glibc-2.36-4 (up-to-date)
 - Binutils 2.39-3 (up-to-date)
 - o java-latest-openjdk-19.0.0.0.36-2(up-to-date)
 - o perl-5.36.0-492[rawhide](up-to-date)[海滨]need testing and merging
 - Rust 1.63.0-1→Rust 1.64 [need gemu fix from Felix] (updating) 感谢dlan17提供咨询
 - LLVM/Clang 14.0.0-1→ 14.0.5-3[rawhide](updating) [赵佳盛]
 - Python 3.10.4 → 3.11[rawhide] (updating)【文字】
 - o Go 1.18-1→ 1.19-1[rawhide](updating)【海滨】
- Images:
 - QEMU/D1/Icicle/Unmatched/JH7110 Images
 - Workstation (GNOME&KDE) Image: will be tested on JH7110

Debian for RISC-V I (于波)

- Buildd status&news
 - 1. Installed: 15000+
 - 2. No news for official port
- Debci update
 - 1. Britney's Job Hostory



- Some work
 - 1. https://lists.debian.org/debian-haskell/2022/10/msg00010.html
 - 2. https://salsa.debian.org/python-team/packages/tkcalendar [waiting review]
 - 3*. https://buqs.debian.org/cgi-bin/buqreport.cgi?buq=1021584 [ldc patch]

Debian for RISC-V II

- 4. https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=1021548 [qtwebkit patch]
- 5. https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=1021258 [gtksourceview patch]
- 6. https://github.com/linkedin/Burrow/pull/763 [burrow PR]

FW相关更新(王翔)

- opensbi
 - Kconfig添加对sbi扩展的使能和禁用
 - ➤ Makefile添加cscope支持
 - ➤ 调试规格当前状态
 - 没有抽象,只对但其调试规格做最小的抽象(tdata1~tdata3)。操作系统需要进行寄存器级的配置
 - 逻辑触发器是一一映射到物理触发器的,进程切换需要重新安装卸载
 - 有读取操作, 应该是在上一个进程没有卸载导致无触发器可用时用 来现场保存用的

固件相关更新(洛佳)

- RustSBI社区·代码之月
 - 隆重发布rustsbi主仓库v0.3.0-alpha.4、sbi-testing测试套件v0.0.1、sbi-rt运行基础环境v0.0.2和 sbi-spec规范数据结构v0.0.4,均包含若干令人畅快的新功能
 - 生态圈发布了os-xtask-utils命令辅助软件v0.0.0、dtb-walker的v0.2.0-alpha.3版本
 - RustSBI的用户包括zCore、rCore-Tutorial内核, 即将添加rivosinc/salus可信虚拟机项目
 - 社区伙伴@Gstalker正在完成rustsbi-k510项目, 欢迎关注
- 我们推动处理器Rust支持库的开源进程
 - 南京博流开源了 bl808芯片的rust支持包,这是世界上第一款原厂提供 pac级的嵌入式rust支持库。它的无线模块展示了对开源社区开放的态度,欢迎大家支持博流公司的开源工作。
 - 先楫半导体hpm6750、赛昉科技jh7110的rust和rustsbi支持:正在有序开展
 - 希望看到更多厂家 为新芯片选择原生支持rust语言, 支持安全固件的开发工作
- Rust语言的RISC-V P扩展支持已合入标准库, k510、bl808和hpm6750均可使用
- 希望能为明年举办的操作系统竞赛提供良好的比赛平台

香山开源RISC-V处理器 - ICT / PCL

- 南湖流片进展
 - 修复了长时间仿真触发的一个 Bug, 终于在 FPGA 上跑过了之前出错的 SPEC 点
 - 新的预取器获得了惊人的收益, 直接在64KB L1 的配置下达到了此前128KB 的性能 水平
 - 流片前最后的回归测试 & DMA 的验证

_

- 昆明湖进展

- 前端:将 loop predictor 向最新架构移植
- 后端:保留站设计重构+发射后读、浮点 FADD 模块拆分流水级,分析延迟
- 访存/缓存: 重构原子指令执行状态机、完成 Load-Store 违例检查机制优化, 进行验证与评估、持续推进 CoupledL2 的主干 coding

MLIR RISC-V Vector (RVV) Dialect Proposal - 张洪滨

相关链接


- RFC Patch https://reviews.llvm.org/D108536
- RFC Post https://discourse.llvm.org/t/rfc-add-risc-v-vector-extension-rvv-dialect/4146/32
- MLIR + RVV 集成测试环境搭建文档 https://gist.github.com/zhanghb97/ad44407e169de298911b8a4235e68497
- MLIR + RVV 环境搭建 https://github.com/buddy-compiler/buddy-mlir/blob/main/thirdparty/build-rvv-env.sh
- MLIR + RVV 相关实验 https://github.com/buddy-compiler/buddy-mlir/tree/main/examples/RVVExperiment

Update


- [mlir][Vector] Introduce 'vector.mask' operation and MaskableOpInterface https://github.com/llvm/llvm-project/commit/2d10f81d461937d220c02f0c272fe3b1232db3a5
- MLIR VP Op + RVV Integration Test https://buddycompiler.notion.site/buddycompiler/MLIR-VP-Op-RVV-Integration-Test-df0b5470a4824b2cb101df4dd4205ea2

Chisel and Additional Technology / Sequencer

- [all interns]RocketChip正在迁移到 chisel3最新版的支持, 主要由 PLCT实习生完成
- [jiuyang]Rocket正在被pull出RocketChip
- [jiuyang]Chisel+MFC支持Trace API
- [qinjun] Vector处理器跑出了波形,[罗云千]针对veirlator+VCS正在完善单元测试验证框架



- [hongren]RocketChip的CI正在迁移
- TSMC28 Serdes 跑出了波形



自由讨论 / AOB

● 今天你的有效期是多久?7天?72小时?24小时?

BACKUP

准备加入更多的国际开源组织进行同步观测

欢迎追加或提议

OpenHW & OpenHW Aisa Working Group

CHIPS Alliance

ISCAS将提供CI资源到chipsalliance, 负责未来RocketChip的CI工作