

程序代写代做 CS 编程辅导

COMP2300/6300

Computer Organisation and Programming



ALU Operations

Dr Charles Martin

Semester 1, 2022



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Week 2: ALU operations

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Outline

- a tour of your microbit
- Instructions
- Fetch-Decode-Execute
- Condition flags

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs


A tour of your microbit

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



There's lots of stuff on your microbit

程序代写代做 CS 编程辅导

Way more than you can master



semester course...

... but you'll understand a lot more about it by the end of the course than you do now

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Instructions

Recap: a 32-bit register

程序代写代做 CS编程辅导

It's just a bunch of sequential (stateful) circuits hooked up to a common clock line (like we discussed last week)



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Moar registers!

Registers are usually grouped in pairs (called word-sized registers). Here are the 16 general-purpose registers in your microbit's CPU



WeChat: cstutores
Assignment Project Exam Help
Email: tutorcs@163.com

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Back to $1 + 2$, but this time, in C

```
int x = 1 + 2;
```



How do you think this might work in silicon?

WeChat: cstutorcs

How does this relate to the gates and things that we looked at last week?

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Breaking it down

```
int x = 1 + 2;
```

程序代写代做 CS编程辅导



So, there are three steps:

1. get a 1 into a register
2. get a 2 into another register
3. tell the ALU to add them and put the result into another register

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

First assembly code

```
@ move a 1 into r0  
movs r0, 1  
@ move a 2 into r1  
movs r1, 2  
@ add them together, put result in r2  
adds r2, r0, r1
```

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



Let's do it for reals

程序代写代做 CS 编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Addition in machine code 程序代写代做 CS编程辅导

adds <Rd>, <Rn>, <Rm>



The add instruction is encoded in 32 bit value

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	m	m	m	n	n	n	d	d	d

WeChat: cstutorcs

- the **0001100** part is the **operation code** (opcode)
- the other parts (**m**, **n**, **d**) are **Email: tutorcs@163.com**

QQ: 749389476

<https://tutorcs.com>

Example: addition in machine code

adds r2, r0, r1



Here, Rd is r2, Rn is r0 and

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	m	m	m	n	n	n	d	d	d

WeChat: cstutorcs

So what does the instruction look like?

Email: tutorcs@163.com


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	1	0	1	0	0	0	0	1	0	0

QQ: 749389476

<https://tutorcs.com>

Back to the ALU, how would this code fit? 程序代码代做 CS 编程辅导

15	14	13	12	0	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	0	0	0	1	0	0	0	0	1	0



Assembly code vs machine code



There's a *direct* mapping between assembly and machine code, although the microbit only understands the machine code (of course!)

We use assembly code because:

WeChat: cstutorcs

- it's easier for humans to read/write
- it gives a *little* bit of flexibility (as we'll see shortly)

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

The assembler

程序代写代做 CS编程辅导

The word **assembly/assembler** is loaded in computer architecture. It might mean

- the human-readable assembly



```
adds r2, r0, r1
```

WeChat: cstutorcs

- the **program** for encoding that human-readable statement into the binary machine code (the 1s and 0s)
- the *process* of doing that conversion

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

GNU Assembler

程序代写代做 CS编程辅导

The toolchain we use in this course:



S: the **GNU Assembler** (part of **binutils**)

The assembler determines the acceptable syntax for your assembly **.S** files (there are multiple syntaxes—there's no one “assembly language”, even for a specific board)

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

So, registers are just like variables



Discuss with your neighbour

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

The move instruction

程序代写代做 CS编程辅导

Ok, let's get back to our $1 + 2$ problem.  **adds** lets us add the numbers in the registers, but how do we get the numbers (i.e. 1 and 2) into the program?

```
movs <Rd>, #<imm8>
```

15	14	13	12
0	0	1	0

11	10	9	8	7	6	5	4	3	2	1	0
0	d	d	d	i	i	i	i	i	i	i	i

WeChat: cstutorcs

Email: tutorcs@163.com

The clever idea: store the **immediate** value *inside* the instruction!

QQ: 749389476

<https://tutorcs.com>

if this is the move instruction:

15	14	13	12	0	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	d	d	i	i	i	i	i	i	i	i



WeChat: cstutorcs

what does the following instruction do?

Assignment Project Exam Help

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	1	0	0	0	0	0	0	1	1	0	1

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

So what instructions are possible? 程序代写代做 CS 编程辅导

That's determined by the Instruction set architecture (ISA)



Also specifies the number & size of registers, memory and a few other things

Many CPUs share the same instruction set (that's kindof the point)

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

ARM Cortex-M series CPU 程序代写代做 CS编程辅导

From the **ARM website**:



“ The Arm Cortex-M processor family is a range of scalable, energy efficient and easy-to-use processors that meet the needs of tomorrow’s smart and connected embedded applications

WeChat: cstutorcs
Assignment Project Exam Help

The microbit has a **Cortex-M4 CPU**

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

ARMv7 reference manual 程序代写代做 CS编程辅导

The microbit (like all Cortex-M series processors) uses the **ARMv7-M ISA**



You'll be looking at this a *lot* in the course—whenever you need more info than the cheat sheet provides

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

The COMP2300 cheat sheet 程序代写代做 CS 编程辅导

It's available from the **resources**



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Understanding the instruction syntax



add{ s }<c><q> { <Rd>, } <n> { ,<shift> }

- anything inside curly brackets { } is optional
- anything inside angle brackets <> is a placeholder for different argument values
- register arguments [Rn / Rm / Rd] you've seen already (e.g. r3)

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Understanding the instruction syntax



add{ s }<c><q> { <Rd>, } <n> { ,<shift> }

- the optional `<c>` suffix makes the instruction hand *conditional*
- the optional `<q>` specifies an instruction width (`n` / `w`)
WeChat: cstutorcs
- `{ ,<shift> }` means that the value in the register is bit-shifted first

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Assembler syntax: optional arguments 程序代写代做 CS 编程辅导

Sometimes the syntax specifies the number of arguments, but one argument is optional



This doesn't mean that those bits are unused! It's just missing from the encoding!

Instead, it means that the registers are re-used (overwriting what was there before)

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

You'll learn the syntax by using it

程序代写代做 CS 编程辅导

Especially in labs!



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

RISC

程序代写代做 CS编程辅导

Reduced Instruction Set Computer
a few instructions, and to do more



is an approach to ISA design where there are only
things you just “chain them together”

The R in ARM stands for RISC

WeChat: cstutorcs

There are other options: CISC (Complex Instruction Set Computing)
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Multi-width instructions

程序代写代做 CS编程辅导

Your microbit actually supports



different encodings for some instructions

All Cortex-M processors run in Thumb-2 mode, which includes both 16-bit and 32-bit instructions (you'll examine this in [Lab 2](#))

The registers are always 32-bit, though

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

So many names!

程序代写代做 CS编程辅导

ARM, Cortex, M, Thumb-2, oh m



Some of this stuff was designed (well) from the start, some was added later...

WeChat: cstutorcs

There are 100+ billion of these things out there - some diversity is to be expected

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

The reference manual

There's a full list of all instructions in the ARM®v7-M Architecture Reference Manual, section 7.7 (starting on page 142).



It's got *all* the gory details

Let's find the `mov` instruction...

程序代写代做 CS编程辅导

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Questions

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Instructions: Part 2

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Immediate vs register instructions



Some instructions require *register* operands": places where the bits in the encoded instruction specify which register to read from/write to.

```
adds r2, r0, r1
```

WeChat: cstutorcs

Other instructions have immediate values (#<const>) on the cheat sheet where the *actual value* is encoded in the instruction.

Email: tutorcs@163.com

```
movs r0, 1
```

QQ: 749389476

Some folks have been looking through the reference manual, and noticed that some instructions have both an **immediate** version and a **register** version

<https://tutorcs.com>

Example: add

程序代写代做 CS 编程辅导

Here's **add** (immediate) (encoding T1, A7.3 in the **reference manual**)



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	d	d	d	i	i	i	i	i	i	i	i

WeChat: cstutorcs

Here's **add** (register) (encoding T1, A7.7.4 in the **reference manual**)
Assignment Project Exam Help

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	m	m	m	n	n	n	d	d	d	d

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

why do we need both immediate and longer versions of these instructions?



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Instructions == the *language* of the CPU

程序代写代做 CS编程辅导

the 1s and 0s encode the inst



the CPU understands them (if they're part of the language it speaks, i.e. the ISA)

WeChat: cstutorcs

the CPU does exactly what it's told *at that moment*

Assignment Project Exam Help

but what about the next moment? And the one after that?

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Fetch-decode-execute cycle
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Recap: ARMv7-M registers 程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

the pc register

程序代写代做 CS 编程辅导

Register 15 (`r15`) is a bit special—it's the **program counter**



Imagine all the instructions in your program are lined up, one after the other...

the program counter is like a bookmark keeping track of where the CPU is up to

WeChat: cstutorcs

(for *where* the instructions are lined up, wait till next week)

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Fetch-decode-execute

程序代写代做 CS编程辅导

During execution, your microbit:



1. *fetches* the next instruction bar
2. *decodes* which operation (`add`, `sub`, etc.) to perform (and on which registers)
WeChat: cstutorcs
3. *executes* the instruction

Assignment Project Exam Help

then it goes back to step 1 and repeats the process

Email: tutorcs@163.com

the **fetch-decode-execute** cycle

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Status flags

程序代写代做 CS编程辅导



WeChat: cstutorcs

what's with the s in adds
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Where does the final “carry out” go? 程序代写代做 CS编程辅导

Remember last week we wondered where the last “carry” bit goes in our ripple carry adder?



Answer: the carry flag/bit (in the register)

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Program status register

程序代写代做 CS编程辅导

The ARMv7-M ISA specifies a program status register (PSR) for keeping track of various important bits of state associated with the current computation



The 4 highest bits ($31:28$) are the NZCV flags:

WeChat: cstutorcs

- Negative
- Zero
- Carry
- Overflow

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

In VSCodium

程序代写代做 CS编程辅导



Registers panel showing:

- Ir = 0x0800024f
- pc = 0x080001c8
- xPSR = 0x61000000
 - Negative Flag (N) = 0
 - Zero Flag (Z) = 1
 - Carry or borrow flag (C) = 1
 - Overflow Flag (V) = 0
 - Saturation Flag (Q) = 0
- GE = 0x0
- Interrupt Number = 0x00
- IC1/IT = 00
- IC1/IT = 0x00
- Thumb State (T) = 1
- d0 = 0x00000000
- d1 = 0x00000000
- d2 = 0x00000000

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

“Set flags” instructions

程序代写代做 CS 编程辅导

If there's an **s** on the end of the instruction, it means that the instruction will set the flags (if appropriate) based on the result of the instruction



This is specified by a certain bit in the encoding (in some of the encodings, anyway)

WeChat: cstutorcs

You don't have to set flags—the **s** is *optional*

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476


<https://tutorcs.com>

Recap: natural (unsigned) & two's-complement (signed) binary numbers




Natural binary numbers

WeChat: cstutorcs



Email: tutorcs@163.com

two's-complement complement binary numbers





Think of the velodrome

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

The twos complement “circle”



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Negative

程序代写代做 CS编程辅导

This status flag is set when the result of an ALU operation is negative *if interpreted as a two's complement signed integer*



```
movs r0, 5  
movs r1, 6  
subs r2, r0, r1
```

don't forget the **s** suffix

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

```
movs r0, 5  
movs r1, 6  
subs r2, r0, r1
```



What flags will be set after the `subs` instruction is executed?

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

We'll demo all of these, just to be sure!

程序代写代做 CS 编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Zero

程序代写代做 CS编程辅导

This status flag is set when the result of an ALU operation is zero



```
movs r5, 5  
movs r6, -5  
adds r4, r5, r6
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Carry

程序代写代做 CS编程辅导

This status flag is set when the result of an ALU operation requires a “carry out” if interpreted as an unsigned 32-bit integer (i.e. it requires 33 or more bits to represent)



```
movs r2, 0xFF000000  
movs r3, 0xFF000000  
adds r5, r2, r3
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Overflow

程序代写代做 CS编程辅导

This status flag is set when the result of an ALU operation would overflow the min/max value if interpreted as a twos complement integer



```
movs r0, 0x7FFFFFFF @ largest signed integer  
adds r0, 1
```

```
movs r0, 0x80000000 @ smallest signed integer  
subs r0, 1
```

Assignment Project Exam Help

smallest signed integer

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

adc vs add

程序代写代做 CS编程辅导

The `adc` (add with carry) instruction is very similar to the `add` instruction, but it also adds the *current value* of the carry register to the result



```
mov r1, 5  
mov r2, 16  
adc r3, r1, r2
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

```
mov r1, 5  
mov r2, 16  
adc r3, r1, r2
```



What value will be in r3 after the above instructions are executed?

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Worked example: 64-bit addition



Can we add numbers bigger than our system's word size? Yes!

- assume numbers in $r_3:r_2$ and $r_1:r_0$
- we want to store the 64-bit result in $r_1:r_0$

WeChat: cstutorcs

```
adds r0, r2, r4 @ add least significant words, set flags  
adcs r1, r3, r5 @ add most significant words and carry bit
```

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

More flags

程序代写代做 CS编程辅导

The status register is 32-bit, and
more flags than these 4—but they're the main
ones



You'll use them (a lot!) in the week 3 lab

WeChat: cstutorcs

We'll introduce the other flags as necessary later in the course

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

On purity...

程序代写代做 CS 编程辅导

Remember Haskell? Lovely pure



—no outside state or side effects

The **real world**? Messy, stateful—yuck! But we can get things done

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Arithmetic instructions

程序代写代做 CS编程辅导

add{ s }<c><q> { <Rd>, } <Rn> { ,<shift>} @ Rd := Rn + Rm (shifted)
adc{ s }<c><q> { <Rd>, } <Rn> { ,<shift>} @ Rd := Rn + Rm (shifted)
add{ s }<c><q> { <Rd>, } <Rn> { ,<const>} @ Rd := Rn + #<const>
adc{ s }<c><q> { <Rd>, } <Rn>, #<const> @ Rd := Rn + #<const>
qadd<c><q> { <Rd>, } <Rn>, <Rm> @ Rd := Rn + Rm @ sat
sub{ s }<c><q> { <Rd>, } <Rn>, <Rm> { ,<shift>} @ Rd := Rn - Rm (shifted)
sbc{ s }<c><q> { <Rd>, } <Rn>, <Rm> { ,<shift>} @ Rd := Rn - Rm (shifted)
rsb{ s }<c><q> { <Rd>, } <Rn>, <Rm> { ,<shift>} @ Rd := Rm (shifted) - Rn
sub{ s }<c><q> { <Rd>, } <Rn>, #<const> @ Rd := Rn - #<const>
sbc{ s }<c><q> { <Rd>, } <Rn>, #<const> @ Rd := Rn - #<const>
rsb{ s }<c><q> { <Rd>, } <Rn>, #<const> @ Rd := #<const> - Rn
qsub<c><q> { <Rd>, } Rn, Rm @ Rd := Rn - Rm @ sat



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Questions?

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>