Lecture 2a:

Instructions: Language of the Assignment Project Exam Help

Assignment Project Exam Help

Compounteem (1/3)

WeChat: cstutorcs

John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

Big picture for today

- Stored program computer: both programs and information are treated as data
 - "Information": text, pictures, videos, simulation data, etc.
- All data is stored in the "memory" of the machine Assignment Project Exam Help
- We wish to manipulate this data:
 https://tutorcs.com
 - Some data is instructions; we will treat that data as instructions and execute/evaluate them (but also treat them as data! e.g., linking against other code)
 - Some data is information; our instructions will operate on this information
- Today's topic: What are these instructions?

The *instruction set* is the most fundamental abstraction in this course. Assignment Project Exam Help

https://tutorcs.com

It is the boundary between software and hardware.

What factors do we want to consider https://tutores.com when we are designing our instructions?

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- **Early computers had very simple instruction sets**Assignment Project Exam Help
 - Simplified implementation https://tutorcs.com
- Many modern computers also have simple instruction sets
- Since the 1980s, the dominant philosophy has been toward simpler ("reduced", "RISC") instruction sets as opposed to complex ("CISC")
 - x86 is an exception, but x86 CPUs are RISC underneath

The RISC-V Instruction Set

- Used as the example throughout the book
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (riscv.org)
- **Typical of many modern ISAs**

Assignment Project Exam Help See RISC-V Reference Data tear-out card https://tutorcs.com

Increasing market!

WeChat: cstutorcs

- It's a good ISA
- It's also ~free
- Similar ISAs have a large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...

Throughout this discussion:

- What decisions did the

architects Project Rap Helbout the https://tutorcs.com

RISC veriment ction set?

- Why did they make these decisions?

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination
- add a, b, c // a gets b + c
 - What are a, b, and c? Assignment Project Exam Help
 - add only operates on integer data (what's an integer?)
 - Note: RISC V instructions, put the destination first
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example

C code:

```
f = (g + h) - (i + j);
```

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j Assignmetre impjett 1 \text{Exam} \text{Help} \text{ j} sub f, t0, t1 \frac{1}{\text{htps}} \frac{1}{\text{futtor}} \frac{1}{\text{tot}} \frac{1}{\text{com}} \frac{1}{\text{t1}}
```


■ We're not done yet though where are t0, g, etc.?

RISC-V Reference Card

Google it to find it



It'll be attached to your exams



- WeChat: cstutorcs
 - ADD is an "R" type instruction (you don't know this yet)
 - ADD's operands are rd (destination), rs1 (source 1), rs2 (source 2). The "r" means "register".
 - SUB is ~the same as ADD

Register Operands

- Where is the data stored?
- Arithmetic instructions use register operands
 - Important! In RISC-V, all arithmetic instructions ONLY use register operands
- RISC-V has a 32 × 64-bit register five oject Exam Help
 - Use for frequently accessed tdatas.com
 - 64-bit data (in RISC-W) is called a "doubleword"
 - 32×64 -bit general purpose registers x0 to x31
 - x0 is hardwired to 0
 - 32-bit data is called a "word"
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations

RISC-V Registers

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer Assignment Project Exam Help
- **x4:** thread pointer https://tutorcs.com
- \blacksquare x5 x7, x28 x31: temporaries stutores
- x8: frame pointer
- \blacksquare x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments

Register Operand Example

C code:

```
f = (g + h) - (i + j);
- f,..., j in x19, x20,..., x23
```


Assignment Project Exam Help Compiled RISC-V code:


add x5, x20, x21 add x6, x22, x23 WeChat: cstutorcs sub x19, x5, x6

Memory Operands (architectural decisions)

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations:
 - Load values from memory into registers
 - Store result from register to memory
- Assignment Project Exam Help

 Memory is byte addressed
 - Each address identifies an 8-bit byte
 - Support for byte [8b], halfword [16b], word [32b], doubleword [64b]
- RISC-V is Little Endian
 - Least-significant byte at least address of a word [processors]
 - c.f. Big Endian: most-significant byte at least address [network]
- RISC-V does not require words to be aligned in memory
 - Unlike some other ISAs





https://en.wikipedia.org/wiki/Endianness

Memory Operand Example

C code:

```
A[12] = h + A[8];
```

h in x21, base address of A in x22

ld dest, imm(src):

dest: destination register

imm: immediate (integer)

src: base memory address,

in register

rd,rs1,imm

Compiled RISC-V code:

rd, rs1, imm Assignment Project Examological Project Examologica L{D|Q} rd,rs1,imm LW rd,rsl,imm rd,rs1,imm L{W|D}U rd,rs1,imm rd,rs1,imm https://tutorcs.eom Store Byte rs1,rs2,imm Store Halfword S SH rs1,rs2,imm rs1,rs2,imm Store Word SW |S{D|0} rs1,rs2,imm

Loads

- 8 bytes per doubleword

```
x9, 64(x22) // x9 < - Mem[x22 + 64]
add x9, x21, x9
     x9, 96(x22) // Mem[x22 + 96] <- x9
sd
```

Registers vs. Memory

- Registers are (much) faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible Assignment Project Exam Help
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands

Constant data specified in an instruction

```
addi x22, x22, 4 // add the number 4 to // x22, store back in x22
```

Assignment Project Exam Help

- Make the common caset fast/tutorcs.com
 - Small constants are common continuous
 - Immediate operand avoids a load instruction

Arithmetic	ADD	R	ADD	rd,rs1,rs2
ADD	Immediate	I	ADDI	rd,rs1,imm
	SUBtract	R	SUB	rd,rs1,rs2
Load (Jpper Imm	U	LUI	rd,imm
Add Upper	Imm to PC	U	AUIPC	rd,imm

Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Range: 0 to +2ⁿ - Assignment Project Exam Help

Example

- https://tutorcs.com
- 0000 0000 ... 0000 10112 cstutores = $0 \times 2^{31} + ... + 1 \times 2^{3} + 0 \times 2^{2} + 1 \times 2^{1} + 1 \times 2^{0}$ = $0 + ... + 8 + 0 + 2 + 1 = 11_{10}$
- Using 64 bits: 0 to +18,446,774,073,709,551,615

Numbers

- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary numbers (base 2)
 - **-** 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 - decimal: 0..2ⁿ-1 Assignment Project Exam Help
- Of course it gets more complicated: https://tutorcs.com
 - numbers are finite (overflow)
 WeChat: cstutores
 - fractions and real numbers
 - negative numbers
 - RISC-V restrictions (e.g., no RISC-V subi instruction; addi can add a negative number)
- How do we represent negative numbers?
 - i.e., which bit patterns will represent which numbers?

Possible Representations

Sign Magnitude	One's Complement	Two's Complement
000 = +0	000 = +0	000 = +0
001 = +1	001 = +1	001 = +1
010 = +2	010 = +2	010 = +2
011 = +3	Ass@hmen#Broject Exam Help	011 = +3
100 = -0	100 st/t3 torcs.com	100 = -4
101 = -1	101Cha2 cstutores	101 = -3
110 = -2	110 = -1	110 = -2
111 = -3	111 = -0	111 = -1

- In all these, the most significant bit is the "sign bit"
- Issues: balance, number of zeros, ease of operations

2s-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Assignment Project Exam Help

Range: -2^{n-1} to $+2^{n-1}$ $-\frac{1}{https://tutorcs.com}$

Example

- WeChat: cstutorcs
- 1111 1111 ... 1111 1100₂ = $-1 \times 2^{31} + 1 \times 2^{30} + ... + 1 \times 2^{2} + 0 \times 2^{1} + 0 \times 2^{0}$ = $-2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 64 bits: -9,223,372,036,854,775,808 to 9,223,372,036,854,775,807

2s-Complement Signed Integers

- Bit 63 (the *most significant* bit, MSB) is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented

Assignment Project Exam Help
Non-negative numbers have the same unsigned and 2shttps://tutorcs.com
complement representation

WeChat: cstutorcs

Some specific numbers

0000 0000 ... 0000 0:

- -1: 1111 1111 ... 1111

Most-negative: 1000 0000 ... 0000

Most-positive: 0111 1111 ... 1111

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$
 - Complement means "flip all the bits"

$$X + X = 111$$
 Assignment Project Exam Help

- https://tutorcs.com

 $X + X = 111$ Assignment Project Exam Help

- WeChat: cstutorcs

- **■** Example: negate +2
 - $+2 = 0000\ 0000\ \dots\ 0010_{two}$
 - $-2 = 1111111111...1101_{two} + 1$ = 111111111...1110_{two}

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- **Examples: 8-bit to 16-bit**Assignment Project Exam Help
 - $+2:0000\ 0010 => \frac{\text{https://tutorcs.com}}{0000\ 0000\ 0000\ 0010}$
 - **-2: 1111 1110 => 1111 1111 1111 1110**

I I		I		1
ın I	KI2C-1	<i>i</i> instr	uction	set

Loads	Load Byte	I	LB	rd,rs1,imm		
	Load Halfword	I	LH	rd,rs1,imm		
	Load Word	I	LW	rd,rs1,imm	$L\{D Q\}$	rd,rs1,imm
Load	Byte Unsigned	I	LBU	rd,rs1,imm		
Load	d Half Unsigned	I	LHU	rd,rs1,imm	L{W D}U	rd,rs1,imm

- 1b: sign-extend loaded byte
- 1bu: zero-extend loaded byte

Break

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Administrative stuff

- I'm going to aim for a W 8:30–9:30 office hour (Coffee House)
- HW1 is out. Questions? Issues? Post on Slack #hw1
- Looking at the RARS MIPS-V simulator.
 - Do you want to run on personal computers or in lab?
 - Can you run Java? https://tutorcs.com
- Slides ran a bit slow this morning torcs
- Word vs. Doubleword (sorry)

Representing Instructions

- Instructions are encoded in binary
 - Called "machine code"
 - How do we get from add x5, x20, x21 to binary?
- RISC-V instructions
 Assignment Project Exam Help
 - Encoded as 32-bit instruction words
 - Big picture: We divide the 32-bit instruction word into "fields", each of a few bits, and encode different pieces information from the instruction into each field
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits ("nibble") per hex digit
 - Ox means "I'm hexadecimal" Assignment Project Exam Help

0	0000	4 h	ttps9/199torc	s.c8m	1000	С	1100
1	0001	5 V	VeChta! cst	utoPcs	1001	d	1101
2	0010	6	0110	a	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: 0x eca8 6420
 - 1110 1100 1010 1000 0110 0100 0010 0000

RISC-V R-format Instructions

Instruction fields

- *opcode*: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- *funct7*: 7-bit function code (additional opcode)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

R-format Example

add x9,x20,x21

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Assignment Project Exam Help

https://tutorcs.com

0	21 We	Cha 20 cstu	tores0	9	51
0000000	10101	10100	000	01001	0110011

 $0000\,0001\,0101\,1010\,0000\,0100\,1011\,0011_{two} = 015A04B3_{16}$

Opcode Map

RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
imm[31:12]			rd	0010111	AUIPC	
imı	m[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5] ^	ssignmer	t Projec	t Exai	imm[41[11] n Help	1100011	BGEU
imm[11:	asigninei.	rsijee	t 1000 an	H Help	0000011	LB
imm[11:	0]	rs1	001	rd	0000011	LH
imm[11:	o https://	tutorcs.	COM	rd	0000011	LW
imm[11:	0]	rs1	100	rd	0000011	LBU
imm[11:		at: çştut	101	rd	0000011	LHU
imm[11:5]	i Visech	at. Estut	01608	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:	0]	rs1	000	rd	0010011	ADDI
imm[11:	0]	rs1	010	rd	0010011	SLTI
imm[11:	0]	rs1	011	rd	0010011	SLTIU
imm[11:	0]	rs1	100	rd	0010011	XORI
imm[11:	0]	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
UUUUUUU	ran	ra1	<u> </u>	rd	Ω11ΩΩ11	T CT T

RISC-V I-format Instructions

- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base address

Assignment Project Exam Help

- 2s-complement, sign extended https://tutorcs.com
- How big can this immediate be?
- Why did they pick this size?
- Advantages/disadvantages of making it bigger/smaller?

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

RISC-V I-format vs. R-format

I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

R-format:

Assignment Project Exam Help

funct7	rs2	https://tutorcs/www.	rd	opcode
7 bits	5 bits	We@hitst: cstuddites	5 bits	7 bits

- *Design Principle 3*: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

RISC-V S-format Instructions

- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediate: offset added to base address Assignment Project Exam Help
 - Split so that rshtandtrs2rfields always in the same place

WeChat: cstutorcs

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

RISC-V I-format vs. R-format vs. S-format

I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

■ R-format:

Assignment Project Exam Help

funct7	rs2	https://tutorcs/wot3	rd	opcode
7 bits	5 bits	We@bist: cstudeites	5 bits	7 bits

S-format:

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits