Lecture 3a:

Instructions Language of the Computer (2/3)

WeChat: cstutorcs

John Owens
Introduction to Computer Architecture
UC Davis EEC 170, Winter 2021

From last time ...

- What instructions look like
 - -add, sub, ld, sw, addi
 - RISC-V: 32 bit instructions, different types (R, I, S)
 - RISC-V: Instructions either compute something or move something to/from memory https://tutorcs.com
- Numbers
 - WeChat: cstutorcs
 Integers, signed/unsigned integers, sign extension
 - Decimal, binary, hexadecimal
 - Converting bits <-> numbers

Representing Instructions

- Instructions are encoded in binary
 - Called "machine code"
 - How do we get from add x5, x20, x21 to binary?
- RISC-V instructionsignment Project Exam Help
 - Encoded as 32-hit instruction words
 - Big picture: We divide the 32-bit instruction word into WeChat: cstutorcs "fields", each of a few bits, and encode different pieces information from the instruction into each field
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!

Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits ("nibble") per hex digit
 - Ox means "Arm hexadecir Pab ject Exam Help

0	0000	http	s:/øtutoro	s. e on	n 1000	С	1100
1	0001	We	Chat: cst	utorc	1001	d	1101
2	0010	6	0110	a	1010	e	1110
3	0011	7	0111	b	1011	f	1111

- Example: 0x eca8 6420
 - **1110 1100 1010 1000 0110 0100 0010 0000**

RISC-V R-format Instructions

Instruction fields

- *opcode*: operation code

Arithmetic				rd,rs1,rs2
				rd,rs1,imm
	SUBtract	R	SUB	rd,rs1,rs2
Load Up Add Upper In	per Imm	U	LUI	rd,imm
Add Upper In	nm to PC	U	AUIPC	rd,imm

- *rd*: destination register number
- funct3: 3-batsfunctionato de (additionato bledge)
- rs1: the first source segister number
- rs2: the second source register number
- *funct7*: 7-bit function code (additional opcode)

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

R-format Example

add x9, x20, x21

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Assignment Project Exam Help

https://tutorcs.com

0	WeC	hat 20 estu	tores	9	51
0000000	10101	10100	000	01001	0110011

 $0000\,0001\,0101\,1010\,0000\,0100\,1011\,0011_{two} = 015A04B3_{16}$

Opcode Map

RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
imı	m[20 10:1 11 19]	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12,10:5]	rs2	Drs1	110 v	imm[4:1 11]	1100011	BLTU
imm[12 10:3 51		Proje		Gnm 4:1 11	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11;		rs1	001	rd	0000011	LH
imm[11		utorcs	.con	rd	0000011	LW
imm[11:	-	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	$Ve^{s2}ha$	t • rs&t11	t OPP S		0100011	SB
imm[11:5]	rs2	rsI	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011] SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:	,	rs1	010	rd	0010011	SLTI
imm[11:	-	rs1	011	rd	0010011	SLTIU
imm[11:	,	rs1	100	rd	0010011	XORI
imm[11:	-	rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
UUUUUUU	ran	ra1	<u> </u>	rd	N11NN11	CII

RISC-V I-format Instructions

Arithmetic	ADD	R	ADD	rd,rs1,rs2
ADD Im	mediate	I	ADDI	rd,rs1,imm
9	UBtract	R	SUB	rd,rs1,rs2
Load Upp	er Imm	U	LUI	rd,imm
Add Upper Im	m to PC	U	AUIPC	rd,imm

- Immediate arithmetic and load instructions
 - rs1: source or base address register number
 - immediate: constant operand, or offset added to base
 address Assignment Project Exam Help
 - 2s-complement, sign extended https://tutorcs.com
 - How big can this immediate be? WeChat: cstutorcs
- Loads Load Byte | I Load Halfword rd,rs1,imm Load Word rd,rs1,imm L{D|Q} rd,rs1,imm Load Byte Unsigned rd,rs1,imm rd,rs1,imm L{W|D}U rd,rs1,imm S SH Store Halfword rs1,rs2,imm rs1,rs2,imm

- Why did they pick this size?
- Advantages/disadvantages of making it bigger/smaller?

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

RISC-V I-format vs. R-format

I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

■ R-format: Assignment Project Exam Help

funct7	rs2 https://stutorcswcom	rd	opcode
7 bits	5 bits 3 bits WeChat: cstutorcs	5 bits	7 bits

- Design Principle 3: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

RISC-V S-format Instructions

- Different immediate format for store instructions
 - rs1: base address register number
 - rs2: source operand register number
 - immediatelosfisetradded to base addres Help
 - Split so that reasing reactions always in the same place

WeChat: cstutorcs

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Loads	Load Byte	I	LB	rd,rs1,imm		
	Load Halfword	I	LH	rd,rs1,imm		
	Load Word	I	LW	rd,rs1,imm	T{D 0}	rd,rs1,imm
Load	d Byte Unsigned	I	LBU	rd,rs1,imm		
Loa	d Half Unsigned	I	LHU	rd,rs1,imm	L{W D}U	rd,rs1,imm
Stores	Store Byte	S	SB	rs1,rs2,imm		
	Store Halfword	S	SH	rs1,rs2,imm		
	Store Word	S	SW	rs1,rs2,imm	S{D Q}	rs1,rs2,imm

RISC-V I-format vs. R-format vs. S-format

■ I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

■ R-format: Assignment Project Exam Help

funct7	rs2 https://stutorcswct3m	rd	opcode
7 bits	5 bits 3 bits 3 bits CStutores	5 bits	7 bits

■ S-format:

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	RISC-V
Shift left	<< P	<< II	slli
Shift right	nment Proj	ect Exam H >>>	elp srli
Bit-by-bit AND h	ttps://atutoro	cs.com	and, andi
Bit-by-bit OR 🔀	/eChat: cst	utorc\$	or, ori
Bit-by-bit XOR	^	٨	von voni
Bit-by-bit NOT	~	~	xor, xori

Useful for extracting and inserting groups of bits in a word

Shift Operations

- immed: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits

Shifts	Shift Left	R	SLL	rd,rs1,rs2	
Shift	Left Immediate	I	SLLI	rd,rs1,shamt	
	Shift Right	R	SRL	rd,rs1,rs2	
Shift R	ight Immediate	I	SRLI	rd,rs1,shamt	
Shift R	Right Arithmetic	R	SRA	rd,rs1,rs2	
Shift F	Right Arith Imm	I	SRAI	rd,rs1,shamt	

- slli by i bitsigultiplie Project Exam Help
- Shift right logical https://tutorcs.com
 - Shift right and fill with o bits utores
 - srli by *i* bits divides by 2^{*i*} (unsigned only)
 - Also arithmetic right shifts that fill with sign bit (srai)
 - Why not an arithmetic left shift?

funct6	immed	rs1	funct3	rd	opcode
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits

AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0
- and x9,x10,x11

Assignment Project Exam Help



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

or x9, x10, x11

Assignment Project Exam Help

<i>x</i> 10	00000000 000000000000000000000000000000
x11	00000000 00000000 00000000 00000000 0000
x9	00000000 00000000 00000000 00000000 0000

XOR Operations

- Differencing operation
 - Set some bits to 1, leave others unchanged

xor x9,x10,x12 // NOT operation

Assignment Project Exam Help

<i>x</i> 10	0000000 0000000t t000000tb t000000 00000	000 00001101 11000000
x12	11111111 1111111 WeGhat: GStutorgs11111 11111	111 11111111 11111111
х9	11111111 11111111 11111111 11111111 1111	111 11110010 00111111

Logica	XOR XOR XOR Immediate		XOR XORI	rd,rs1,rs2 rd,rs1,imm
	OR	R	OR	rd,rs1,rs2
	OR Immediate	I	ORI	rd,rs1,imm
	AND	R	AND	rd,rs1,rs2
	AND Immediate	I	ANDI	rd,rs1,imm

Assignment Project Exam Help

Up to this point, we'we made an assumption: what happens afterwerrun instruction n?

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs1, ragigmment Project Exam Help
 - if (rs1 == rs2) branch to instruction labeled L1

WeChat: cstutorcs

- bne rs1, rs2, L1
 - if (rs1!= rs2) branch to instruction labeled L1

Compiling If Statements

C code:

```
i≠j
                                                      j = = j?
  if (i==j) f = g+h;
  else f = g-h;
                                                             Else:
   - f, g, ... in x19, x20
Assignment Project Exam Help
                                                                f = q - h
Compiled RISC-V code:
                     https://tutorcs.com
                                                    Exit:
          bne x22, x23, Else
```

add x19. Westutores

beq x0, x0, Exit // unconditional

Else: sub x19, x20, x21

Exit:

Assembler calculates addresses

Compiling Loop Statements

C code:

```
while (save[i] == k) i += 1;
    i in x22, k in x24, address of save in x25
```


■ Compiled RISC-X sogement Project Exam Help

```
Loop: slli x10, x22, 3
add x10, x25, //thtps://thtps://thtps://thtps://thtps://thtps://thtps://thtps://could we optimize this with an immediate?
bne x9, x24, Exit
addi x22, x22, 1
beq x0, x0, Loop

Exit: ...
```

Aside on addressing modes

x86 has many more addressing modes than RISC-V



RISC-V can do:

- register
- reg+off
- (small) absolute

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)

Assignment Project Exam Help

A compiler identifies basic blocks for https://tutorcs.com optimization

WeChat: cstylpadvanced processor can accelerate execution of basic blocks

More Conditional Operations

blt rs1, rs2, L1 if (rs1 < rs2) branch to instruction labeled L1 ■ bge rs1, rs2, L1 - if (rs1 >= rs2) branch to instruction labeled L1 **Example** https://tutorcs.com - if (a > b) a += 1; //ain x22, bin x23
WeChat: estutores bge x23, x22, Exit // branch if b >= a addi x22, x22, 1 Exit:

Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example
 - x22 = 111Attignment Projecti Branch 1Help1111
 - $x23 = 0000\ 000 \ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
 - x22 < x23 Wesigned cstutores
 - **-** -1 < +1
 - x22 > x23 // unsigned
 - **-** +4,294,967,295 > +1

Let's say you write an awesome procedure in https://tutorcs.com/
RISC-V and I want to call it. You use registers, WeChat: cstutorcs
I use registers. What could go wrong?

Procedure Calling

- Steps required
 - Place parameters in registers x10 to x17
 - Transfer control to procedure
 - Acquire stokagiesforproteeduject Exam Help
 - "Storage" may be both register and memory space
 - Perform procedure's operations
 - Place result in register for caller
 - Return to place of call (address in x1)

Procedure Call Instructions

- Procedure call: jump and link jal x1, ProcedureLabel
 - Address of following instruction put in x1
 - Jumps to target address Project Exam Help
- Procedure return: jump and link register https://tutorcs.com jalr x0, 0(x1)
 - Like jal, but jumps to to address in x1
 - Use x0 as rd (x0 cannot be changed)
 - Can also be used for computed jumps
 - e.g., for case/switch statements

Aside: Data Types in C

- The actual size of the integer types varies by implementation. The standard only requires size relations between the data types and minimum sizes for each data type:
- The relation requirements are that the long long is not smaller than long, which is not smaller than int, which is not smaller than short. As char's size is always the minimum supported data type, no other data types (except bit-fields) can be smaller.
- The minimum size for chai 80 bits, the minimum size for short and int is 16 bits, for long it is 32 bits and long long must contain at least 64 bits.
- The type int should be the integer type that the target processor is most efficiently working with. This allows great flexibility: for example, all types can be 64-bit. However, several different integer width schemes (data models) are popular. Because the data model defines how different programs communicate, a uniform data model is used within a given operating system application interface.
- In practice, char is usually eight bits in size and short is usually 16 bits in size (as are their unsigned counterparts). This holds true for platforms as diverse as 1990s SunOS 4 Unix, Microsoft MS-DOS, modern Linux, and Microchip MCC18 for embedded 8-bit PIC microcontrollers. POSIX requires char to be exactly eight bits in size.

Leaf Procedure Example

■ C code:

```
calls
long long int leaf_example (
    long long int g, long long int h,
    long long int i, long long int j) {
  long long sing that Project Exam Help
  f = (g + h) - (i + j);
  return f; https://tutorcs.com
                                       long long int
                                      quarantees at least
```

- WeChat: cstutorcs
 Arguments g, ..., j in x10, ..., x13
- fin x20
- temporaries x5, x6
- Callee needs to save x5, x6, x20 on "stack" (magic data structure, we will describe shortly)

"leaf procedures"

make no function

a 64-bit integer

Leaf Procedure Example


RISC-V code:

```
leaf_example:
  addi sp, sp, -24
      x5,16(sp)
  sd
                          Save x5, x6, x20 on stack (caller might
                  Assignment Project hose and Helple
       x6,8(sp)
  sd
  x20,0(sp)
                      https://gtutorcs.com
  add x5,x10,x11
                         x6 = i + j
  add
       x6, x12, x1
                       Wechat:xestutores
  sub x20, x5, x6
  addi x10,x20,0
                         copy f to return register
       x20,0(sp)
   1d
                         Restore x5, x6, x20 from stack
     x6,8(sp)
   1d
   1d
      x5,16(sp)
  addi sp,sp,24
                         Return to caller
   jalr x0,0(x1)
```

Assignment Project Exam Help What could a compiler doctooptimize the

previous code?WeChat: cstutorcs

Local Data on the Stack



In RISC-V:

- The stack pointer points to the "top" of the stack (the most recently used item)
- The stack grows downward

Register Usage (RISC-V Convention)

- \blacksquare x5 x7, x28 x31: temporary registers
 - Not preserved by the callee
- x8 x9, x18 x25si gaved negisters: Exam Help
 - If used, the calles sayes and restores them

WeChat: cstutorcs

Big picture: When a procedure call is made, some tasks are the responsibility of the caller and some are the responsibility of the callee

Non-Leaf Procedures

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any argumentisand temporaries needed by the call
- Restore from the stackpafter the call om

WeChat: cstutorcs

Non-Leaf Procedure Example

long long int fact (long long int n)
{
 if (n < 1) return 1;
 else retermignmentaro(act Exam, Help
}
 https://tutorcs.com</pre>

- Argument *n* in **XYo**Chat: cstutorcs
- Result in x10

Non-Leaf Procedure Example

RISC-V code:

```
if (n < 1) return 1;
                                                            else return n * fact(n - 1);
fact:
     addi sp,sp,-16
                          Save return address and n on stack
          x1,8(sp)
     sd
          x10,0(sp)
     sd
                        Assignment Project Exam Help
     addi x5,x10,-1
                          if n >= 1, ao to L1
     bge x5, x0, L1
                          Else, spireturg valueteorcs.com
     addi x10,x0,1
                          Pop stack, don't bother restoring values
     addi sp,sp,16
     jalr x0,0(x1)
                          ReturnWeChat: cstutorcs
L1: addi x10,x10,-1
                          n = n - 1
                          call fact(n-1), write next instruction's address into x1, result will be in x10
     jal x1, fact
                          move result of fact(n - 1) to x6
     addi x6,x10,0
     1d
          x10,0(sp)
                          Restore caller's n
     1d
          x1,8(sp)
                          Restore caller's return address
     addi sp, sp, 16
                          Pop stack
     mul x10, x10, x6
                          return n * fact(n-1)
     jalr x0,0(x1)
                          return
```

long long int fact (long long int n)

Memory Layout

- Text: program code
- Static data: global variables
 - e.g., static variables in C,

 constant axyaysand strings ject Exam Help
 - x3 (global pointer) initialized to https://tutorcs.com address allowing ±offsets into 0000 0000 1000 0000 hex this segment WeChat: cstutorcs 0000 0000 0000 0040 0000 hex
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage

Stack

Dynamic data

Static data


Text

Reserved

()

Local Data on the Stack

- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage Assignment Project Exam Help



Character Data

- Byte-encoded character sets
 - ASCII: 128 characters
 - 95 graphic, 33 control
 - Latin-1: 256 schiagranterst Project Exam Help
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set cstutores
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword/Word Operations

- RISC-V byte/halfword/word load/store
 - Load byte/halfword/word: Sign extend to 64 bits in rd

```
-lb rd, offset(rs1)
-lh rd, offset(rs1)
-lw rd, Assignment Project Exam Help
```

- Load byte/halfword/word/unsigned: Zerp extend to 64 bits in rd

```
- lbu rd, offset(rs1)
- lhu rd, offset(rs1)
- lwu rd, offset(rs1)
```

Store byte/halfword/word: Store rightmost 8/16/32 bits

```
- sb rs2, offset(rs1)
- sh rs2, offset(rs1)
- sw rs2, offset(rs1)
```

String Copy Example

- C code:
 - Null-terminated string

```
void strcpx (char x[p] char x[p])
size_t i;
i = 0; https://tutorcs.com
while ((x[i]=y[i]) != '\0')
i += 1;
}
// C idiom: while (*x++ = *y++);
```

String Copy Example

■ RISC-V code:

```
strcpy:
addi sp,sp,-8 // adjust stack for 1 doubleword
sd x19,0(sp) // push x19
1bu x6,0(x5) https:xeutoresidom
add x7, x19, x11 // x11 = &x; x7 = addr of x[i]
 sb x6,0(x7) WeCkati Lsturdick
beq x6,x0,L2 // if y[i] == 0 then exit
addi x19, x19, 1 // i = i + 1
jal x0,L1 // next iteration of loop
L2: ld x19,0(sp) // restore saved x19
addi sp,sp,8 // pop 1 doubleword from stack
jalr x0,0(x1) // and return
```