



Confidential Computing on RISC-V platforms (update)

Ravi Sahita

August 8, 2025




Confidential Computing on RISC-V




*Confidential VM Extension

RISC-V Priv. ISA and Supervisor Domains ISA Extension



Supervisor domains extends RISC-V priv. ISA to enable isolated supervisor contexts

Memory Isolation Model (Smmpt)



Secure Interrupts (Smsdia - extends RISC-V Advanced Interrupt Arch.)




Figure: Smsdia-defined CSRs and controls in bold


Via a sub-extension **Smgeien**, a subset of **Guest** interrupt files within a **Sup. Interrupt** domain may be made accessible to another supervisor domain

Non-ISA: Platform IO and Data Protection


Devices may be assigned to supervisor domains

IOMPT composes with RISC-V IOPMP, IOMMU, Smmpt for direct device assignment to supervisor domains

Enables compatibility with PCIe & CXL standard interfaces for TEE-IO




Non-ISA: SW - CoVE ABI and Ref. Arch



Spec in reviews towards **STABLE**

<https://github.com/riscv-non-isa/riscv-ap-tee/releases>

CoVE-IO



Spec in reviews towards **STABLE**

<https://github.com/riscv-non-isa/riscv-ap-tee-io/releases/download/v0.2.0/riscv-cove-io-v0.2.0.pdf>

CoVE ABI

<https://github.com/riscv-non-isa/riscv-ap-tee/releases>

sbi_covh_get_tsm_info

sbi_covh_convert_pages

sbi_covh_reclaim_pages

Pre-build

sbi_covh_global_fence

sbi_covh_local_fence

sbi_covh_create_tvm

sbi_covh_finalize_tvm

sbi_covh_destroy_tvm

TVM build

sbi_covh_add_tvm_memory_region

sbi_covh_add_tvm_page_table_pages

sbi_covh_add_tvm_measured_pages

TVM build

sbi_covh_create_tvm_vcpu

sbi_covh_add_tvm_shared_pages

sbi_covh_add_tvm_zero_pages

sbi_covh_run_tvm_vcpu

sbi_covh_tvm_fence

sbi_covh_tvm_invalidate_pages

sbi_covh_tvm_validate_pages

sbi_covh_tvm_remove_pages

sbi_covi_init_tvm_aia

sbi_covi_set_tvm_aia_cpu_imsic_add

sbi_covi_convert_tvm_aia_imsic

sbi_covi_reclaim_tvm_aia_imsic

sbi_covi_bind_aia_imsic

sbi_covi_unbind_aia_imsic_begin

sbi_covi_unbind_aia_imsic_end

sbi_covi_inject_tvm_cpu

sbi_covi_rebind_aia_imsic_begin

sbi_covi_rebind_aia_imsic_clone

sbi_covi_rebind_aia_imsic_end

TVM exec

sbi_covg_add_mmio_region

sbi_covg_remove_mmio_region

sbi_covg_share_memory_region

sbi_covg_unshare_memory_region

TVM exec

sbi_covg_allow_external_interrupt

sbi_covg_deny_external_interrupt

sbi_covg_get_attcaps

sbi_covg_extend_measurement

sbi_covg_get_evidence

sbi_covg_read_measurement

TVM attestation

ISA, non-ISA *emulation* work items


Supervisor domains spec is at v0.4 - stable with ARC review updates incorporated for baseline ISA

ISA Emulation

- Memory & State Isolation (Smsdid, Smmpt)
- AIA and Interrupt Isolation (Smsdia)
- QoS (Smqosid CSR emulation)


Non-ISA HW Emulation (IO)

- IO-MPT (use existing IOMMU model)



ISA, non-ISA SW work items to test emul.

- **Extending prior work on Smmpt emulation in QEMU - work started by Gregor Haas ([link](#))**
 - Support all deployment models 1 (TSM as HS-peer), 2 (TSM as HS) and 3 (TSM in M-mode)
- **Supporting code for OpenSBI, kvm-unit-tests to test the QEMU changes**
 - Tests create two domains
 - Tests memory access control for different page sizes
 - Invalidation of permissions




CoVE ABI (SBI Ext) work items.

- Linux KVM Host, KVMtool
 - TVM creation, runtime and teardown
 - Future - TEE-IO updates for TVM direct-IO


TEE Security Manager (TSM) updates

- COVH, COVG, COVI
- Coordinate with pKVM



Attestation

- **RoT (Platform specific)**
 - Security model recommends DICE measurement interfaces for Secure boot, TSM measurement
 - TSM implements COVG TVM measurement and COVG for fetching attestation payload
- **Format of remote attestation payload documented in CoVE spec.**
 - The CoVE Attestation Evidence uses the IETF Entity Attestation Token, formatted as CWT
 - Attestation certificate can be either CBOR-formatted or X.509.



PoCs & open tasks

Updates to Qemu, kvm-unit-tests, OpenSBI ([link](#))

Start effort on Spike, SAIL, ACT

2 RVI/RISE Workstreams - pKVM (Client) and TSM as HS-peer (Data-center) for CoVE & CoVE-IO

OpenSBI changes for MPT mgmt, Context switching (message format for MPXY), KVM tests

Linux TEE-IO interfaces

TSM dynamic updates.