L41: Lab 3 - Micro-architectural implications of IPC

Dr Robert N. M. Watson

12 November 2015

L41: Lab 3 - Micro-architectural implications of IPC


- Hardware performance counters
- Extending Lab 2 from OS effects to architecture/micro-architecture
- Gather further data for assessed Lab Report 2

Hardware performance counters

- Seems simple enough:
 - Source code compiles to instructions
 - Instructions are executed by the processor
- But some instructions take longer than others:
 - Register-register operations generally single-cycle (or less)
 - Multiply and divide may depend on the specific numeric values
 - Floating point may take quite a while
 - Loads/stores cost different amounts depending on TLB/cache use
- Optimisation is therefore not just about reducing instruction count
 - Optimisation must take into account micro-architectural effects
 - TLB/cache effects tricky as they vary with memory footprint
 - How can we tell when the cache overflows?
- Hardware performance counters let us directly ask the processor about architectural and micro-architectural events
 - #instructions, #memory accesses, #cache misses, DRAM traffic...

Sketch of ARM Cortex A8 memory hierarchy

- Architectural refers to an ISA-level view of execution
- Micro-architectural refers to behaviours below the ISA



This is a very, very rough sketch indeed!

The benchmark – now with PMC

```
root@beaglebone:/data/ipc # ./ipc-static
ipc-static [-Bqsv] [-b buffersize] [-i pipe|socket]
  [-P lld|lli|l2|mem|tlb|axi] [-t totalsize] mode
Modes (pick one - default 1thread):
    1thread
                           IPC within a single thread
    2thread
                           IPC between two threads in one process
    2proc
                           IPC between two threads in two different proces
Optional flags:
    -B
                           Run in bare mode: no preparatory activities
    -i pipe|local
                           Select pipe or socket for IPC (default: pipe)
    -P 11d|11i|12|mem|tlb|axi Enable hardware performance counters
                           Just run the benchmark, don't print stuff out
    -\alpha
    -s
                           Set send/receive socket-buffer sizes to buffers
                           Provide a verbose benchmark description
    -v
    -b buffersize
                           Specify a buffer size (default: 131072)
    -t totalsize
                           Specify total I/O size (default: 16777216)
```

► -P argument requests profiling of load/store instructions, L1 D-cache, L1 I-cache, L2 cache, I-TLB, D-TLB, and AXI traffic

Example: Profile memory instructions

```
root@beaglebone:/data/ipc # ./ipc-static -vP mem -b 1048576 -i local
  1thread
Benchmark configuration:
 buffersize: 1048576
 totalsize: 16777216
 blockcount: 16
 mode: 1thread
  ipctvpe: socket
  time: 0.084140708
 pmctype: mem
  INSTR EXECUTED: 25463397
  CLOCK CYCLES: 46233168
  CLOCK CYCLES/INSTR EXECUTED: 1.815672
 MEM READ: 8699699
  MEM READ/INSTR EXECUTED: 0.341655
 MEM READ/CLOCK CYCLES: 0.188170
 MEM WRITE: 7815423
 MEM WRITE/INSTR EXECUTED: 0.306928
 MEM WRITE/CLOCK CYCLES: 0.169044
```

194721.45 KBytes/sec

Example: Profile memory instructions

- Benchmark run pushed 16M data through a socket using 1M buffers for reads and writes
- ▶ Reasonable expectation of load and store memory footprints to be $16M \times 2 + \epsilon$ reflecting copies to and from kernel buffers
- Word size in ARMv7 is 32 bits
- ▶ Memory reads $(8,699,699) \times 4 = \approx 32M \text{sum of buffer accesses}$ in user and kernel memory
- ► Could now query L1, L2 caches: how many of those accesses are in each cache, and how does it affect performance?
- How does L1, L2 cache miss rate relate to cycles/instruction?
- How would DTrace profiling show changed behaviour as cycles/instruction goes up?

Exploratory questions

- How do requested memory access vary across our six benchmark configurations?
- ► How does varying the buffer size (and kernel socket-buffer size) impact L1, L2 cache effectiveness?
- Under what circumstances would increasing buffer size improve performance?
- Under what cirucmstances would decreasing buffer size improve performance?

Experimental questions for the lab report

- How does changing the IPC buffer size affect architectural and micro-architectural memory behaviour?
- ► Can we reach causal conclusions about the scalability of pipes vs. sockets from processor performance counters?

This lab session

Use this session to continue to build experience:

- Ensure that you can use PMC to collect information about the memory subsystem: instructions, cache behaviour, AXI behaviour
- Continue data collection for Lab Report 2
- Identify inflection points where performance trends change as a result of architectural or micro-architectural thresholds
- Do ask us if you have any questions or need help

Do ask us if you have any questions or need help