


# BTN8960 /62 /80 /82

High Current PN Half Bridge NovalithIC™

# **Application Note**

Rev. 0.2, 2013-01-16

# **Automotive Power**





#### **Table of Contents**

# **Table of Contents**

l	Abstract	3
<b>2</b> 2.1 2.2	Motor Configurations  Half-bridge configuration for mono-directional motor control  H-Bridge configuration for bidirectional motor control	4
<b>3</b> 3.1	Parasitic Inductance	
1 1.1 1.2 1.2.1 1.2.2 1.3	Design guideline Schematic and layout design rules DC-link capacitor Calculation of the DC-link capacitor and Pi-filter Under-voltage toggling Reverse polarity protection Cooling	8 10 10 13 14
5.1 5.1.1 5.1.2 5.1.3 5.2 5.3 5.4 5.4.1		16 17 17 18 19 20
6	Revision History	22



**Abstract** 

## 1 Abstract

Note: The following information is only given to help with the implementation of the device and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

This Application Note is intended to provide information and hints for a high current design, using PWM control with the NovalithIC™ half-bridge family BTN89xy for the automotive environment.

This family contains one P-channel highside MOSFET and one N-channel lowside MOSFET with an integrated driver IC in one package. The NovalithIC™ is the interface between the microcontroler and the motor, equipped with diagnostic and protection functions.




Figure 1 Block Diagram BTN89xy

Application Note 3 Rev. 0.2, 2013-01-16



**Motor Configurations** 

# 2 Motor Configurations

Electrical motors are built with various architectures. Mechanically commutated motors with brushes, so called DC motors or electrically commutated motors, so called BLDC motors (Brush Less DC motors). The NovalithIC<sup>™</sup> family can support all of them due to, the flexibility of the half-bridge concept.

Using NovalithIC™ controlling a DC-motor has the following advantages:

- Extremely low parasitic inductances between high-side- and low-side-MOSFET.
- Optimized switching performance of the MOSFETs to reduce power losses and EMC emission.
- · Driving the motor with PWM for torque and speed control.
- Integrated freewheeling transistor.
- Integrated current measurement.
- Integrated diagnosis and protection.
- Microcontroller -compatible input pins.
- Small and PCB-area saving package.

## 2.1 Half-bridge configuration for mono-directional motor control

**Figure 2** shows the design of a mono-directional motor control with NovalithIC™. In most cases, the motor is connected between "OUT" and "GND". This is because the chassis of a car is "GND", and therefore a short to "GND" is much more probable than a short to "Vs". For this reason it is statistically safer with a motor connected to "GND", because if a short accures in this case, the motor is not running.

Generally, it is also possible to use the NovalithIC<sup>™</sup> to drive the motor between "OUT" and "Vs". The inverted "IN" signal must be respected.




Figure 2 Application circuit for a monodirectional motor with BTN89xy

Application Note 4 Rev. 0.2, 2013-01-16



**Motor Configurations** 

## 2.2 H-Bridge configuration for bidirectional motor control

With the NovalithIC™ family it is easy to build an H-bridge for bidirectional DC motor control by simply combining two devices in H-bridge configuration, as it is shown in **Figure 3**.




Figure 3 Application circuit for a bidirectional motor with BTN89xy H-bridge

Application Note 5 Rev. 0.2, 2013-01-16



**Parasitic Inductance** 

#### 3 Parasitic Inductance

In high-current applications, which the NovalithIC<sup>™</sup> family is designed for, special care must be taken for parasitic inductors. The same is valid in case of very high frequencies, which are interesting with regard to EMC considerations.

Each kind of wire in the application is an inductor, e.g. PCB wires, bond wires, etc. The wire inductance can be estimated with

- 1mm PCB wire length approximately 1.2 nH
- 1 PCB via approximately 1 nH

The voltage drop of a wire can be calculated in the following way:

$$U_L = L \cdot \frac{dI}{dt} \tag{1}$$

As can be seen from this equation, care must be taken with the parasitic wire inductors with increasing current and decreasing switching time. The NovalithIC $^{TM}$  is designed to switch high currents very quickly. This means in applications with NovalithIC $^{TM}$ , the parasitic inductors are relevant and special care must be taken.

## 3.1 Measuring signals at NovalithIC<sup>TM</sup>

The parasitic inductance also has an influence on the measurement results. To measure the true signals at the NovalithIC $^{\text{TM}}$  it is mandatory to position the measurement probes directly at the device, as it is shown in **Figure 4**. The probe is connected directly to the Vs-pin of the NovalithIC $^{\text{TM}}$  and the reference signal directly to the GND-pin of the device.




Figure 4 Measuring Vs with probe and reference directly connected to the NovalithIC™

Application Note 6 Rev. 0.2, 2013-01-16



## BTN8960 /62 /80 /82 High Current PN Half Bridge

**Parasitic Inductance** 

Doing so enables to monitoring of the NovalithIC™ supply voltage when high currents are switched. For example when a short-circuit current is switched, this is the only possibility for measurement if the DC-link capacitor is sufficient to keep the supply voltage above the undervoltage detection threshold (also see **Chapter 4.2**).

Application Note 7 Rev. 0.2, 2013-01-16



## 4 Design guideline

For a safe and sufficient motor control design, discrete components are needed. Some of them must be dedicated to the motor application and some to the Novalith $IC^{TM}$ .

## 4.1 Schematic and layout design rules

Figure 5 and Figure 6 show an example of a schematic plus a corresponding layout for a half-bridge motor control with NovalithIC™.

The best performance in terms of parasitic inductance and EMC can be reached with a GND plane, which we strongly recommend be used.




Figure 5 Example of a half-bridge schematic with NovalithIC<sup>TM</sup>

#### Important design and layout rules:

wiring from C O2V to the Vs- and OUT-line.

The basis for the following items is the parasitic inductance of electrical wires, as described in Chapter 3.

- C10, so called DC-link capacitor: This electrolytic capacitor is required to keep the voltage ripple at the VS-pin of the NovalithIC™ low during switching operation (the measurement procedure for the supply voltage is described in Chapter 3.1). It is strongly recommended that the voltage ripple at the NovalithIC™ Vs-pin to GND-pin be kept below 1 V peak to peak. The value of C10 must be aligned accordingly. See Equation (10). Most electrolytic capacitors are less effective at cold temperatures. It must be assured that C10 is also effective under the worst case conditions of the application.
  - The layout is very important. As shown in **Figure 6**, the capacitor C10 must be positioned with very short wiring at the NovalithIC $^{TM}$ . This must be done to keep the parasitic inductors of the PCB-wires as small as possible.
- <u>C9:</u> This ceramic capacitor supports C10 to keep the supply voltage ripple low and covers the fast transients between the Vs-pin and the GND-pin. The value of this ceramic capacitor must be chosen so that fast Vs-ripple at the NovalithIC<sup>™</sup> does not exceed 1V peak to peak.
  - The layout wiring for C9 must be shorter than for C10 to the NovalithIC™ to keep the parasitic PCB-wire inductance as small as possible. In addition the parasitic inductance could be kept low by placing at least two vias for the connection to the GND-layer.
- C\_O2V: This ceramic capacitor is important for EMI in order to avoid entering RF into the NovalithIC™ as much
  as possible. Good results have been achieved with a value of 220nF.
   In terms of layout, it is important to place this capacitor between "OUT" and "Vs" without significant additional
- <u>C\_OUT:</u> This ceramic capacitor helps improve the EMC immunity and the ESD performance of the application. Good results have been achieved with a value of 220nF.
  - To keep the EMC and ESD out of the board, the capacitor is most effective when positioned directly on the board connector. In addition, the parasitic inductance could be kept low by placing at least two vias for the connection to the GND-layer.

Application Note 8 Rev. 0.2, 2013-01-16



 C1: This ceramic capacitor helps to improve the EMC immunity and the ESD performance. In combination with L1 and C10 plus C9 a Pi-filter improves the EMC emission on the Vs-line.
 Layout rules are the same as for C\_OUT.




Figure 6 Example of an half-bridge layout with NovalithIC<sup>™</sup> (not true to scale)

#### Other components:

T1, D1 and R3: Reverse polarity protection. See Chapter 4.3.



- R11: Slew rate resistor according to data sheet.
- C2: Stabilization for slew rate resistor (R11).
- R12: Resistor to generate a current sensing voltage from the IS current.
- <u>C\_IS</u>: Ceramic capacitor for EMC immunity improvement. GND connection with at least two GND-vias. A good value is 1nF.

In case the current should be measured during the PWM-phase this capacitor must be adapted to the ON-time inside the PWM-phase.

R1 and R2: Device protection in case of µC pins shorted to Vs.

## 4.2 DC-link capacitor

For the stability of the DC-link voltage a sufficient capacitor is mandatory (in **Figure 2**, **Figure 3** and **Figure 5** it is C10). This is one of the most important component in a motor design with semiconductor switches.

The DC-link capacitor could be insufficient, because:

- · The capacitor value is too small.
- The ESR of the capacitor is too high.
- When cold the capacitor value is too small.
- The distance between the DC-link capacitor and the NovalithIC™ is too large.
- The wiring between the DC-link capacitor and the NovalithIC™ is too long (see Chapter 3).

The value must be chosen carefully, taking the under-voltage toggling into account, which is described in **Chapter 4.2.2**.

#### 4.2.1 Calculation of the DC-link capacitor and Pi-filter

As already mentioned in the design- and layout-rules of **Figure 5** the voltage ripple at the NovalithIC<sup>™</sup> Vs-pin must not exceed 1V peak to peak. The necessary DC-link capacitor can be estimated in the following way:

Motor control with PWM means for the DC-link voltage to provide energy pulses during the "ON-phase" of the PWM cycle. The DC-link pulses are shown in **Figure 7**.

This energy must be provided by the DC-link capacitor. This can generally be described with

(2)

$$E = \frac{1}{2} \cdot C \cdot V^2 = P \cdot T$$

(3)

$$C = C_{DC-link}$$

The voltage at the DC-link capacitor consists of the DC-part and the delta voltage from the supply ripple.

(4)

$$V = V_{S,DC} + \Delta V_{S}$$

The total power in this system consists of the DC-power plus the power of the energy pulse ( $E_{pulse}$ ), which provides the energy to the motor during the ON-phase of the half bridge.

(5)

$$P = P_{DC} + \Delta P$$



(8)

The maximum pulse length is determined by the PWM frequency, theoretically at a duty cycle of 100%:

 $T = T_{pulse} = T_{PWM} = \frac{1}{f_{PWM}}$ (6)




Figure 7 PWM control (PWM=IN-pin-signal,  $I_M$ =motor current and  $V_S$ = $V_S$ -pin-voltage @ NovalithIC) Insertion of Equation (3) to Equation (6) into Equation (2)

 $E = \frac{1}{2} \cdot C_{DC-link} \cdot (V_{S,DC} + \Delta V_S)^2 = (P_{DC} + \Delta P) \cdot T_{PWM}$ (7)

 $\frac{1}{2} \cdot C_{DC-link} \cdot (V_{S,DC}^2 + 2 \cdot V_{S,DC} \cdot \Delta V_S + \Delta V_S^2) = P_{DC} \cdot T_{PWM} + \Delta P \cdot T_{PWM}$ 

Application Note 11 Rev. 0.2, 2013-01-16



$$\frac{1}{2} \cdot C_{DC link} \cdot V_{S,DC}^{2} + C_{DC-link} \cdot V_{S,DC} \cdot \Delta V_{S} + \underbrace{\frac{1}{2} \cdot C_{DC-link} \cdot \Delta V_{S}^{2}}_{negligible} = P_{DC} T_{PWM} + \Delta P \cdot T_{PWM}$$

Finally the equation to calculate the DC-link capacitor is:

$$C_{DC-link} \ge \frac{\Delta P \cdot T_{PWM}}{V_{S,DC} \cdot \Delta V_{S}}$$

(11)

$$\Delta P = V_S \cdot I_{nom} \approx V_S \cdot (I_{OUT, \text{min}} + \frac{1}{2} \Delta I_{OUT})$$

The DC-link capacitor is primarily the energy buffer for the switching process of the PWM motor control. Secondly it is part of the Pi-filter. This means first the DC-link capacitor must be calculated according to **Equation (10)**. Based on this, it is recommended that the second capacitor of the Pi-filter C1 be estimated with:

(12)

$$C_1 = \frac{1}{10} \cdot C_{DC-link} = \frac{1}{10} \cdot C_{10}$$

Generally the border frequency of the L<sub>1</sub>-C<sub>1</sub>-filter is determined with

(13)

$$f_g = \frac{1}{2 \cdot \Pi \cdot \sqrt{L_1 \cdot C_1}}$$

We recommend setting the border frequency  $f_q$  to half the value of the PWM -frequency  $f_{PWM}$ 

(14)

$$f_g = \frac{1}{2} \cdot f_{PWM} = \frac{1}{2 \cdot \Pi \cdot \sqrt{L_1 \cdot C_1}}$$

(15)

$$L_1 = \frac{1}{\Pi^2 \cdot f_{PWM}^2 \cdot C_1}$$

#### Summary:

First calculate the DC-link capacitor with Equation (10).

Second calculate the other capacitor of the Pi-filter with Equation (12).

Then calculate the inductor of the Pi-filter with Equation (15).

And last but not least, do not forget the important layout rules and how to measure the supply voltage correctly.



## 4.2.2 Under-voltage toggling

The power supply cable of most modules in a car are several meters long. The longer the supply cable is, the higher its parasitic inductance. In addition, most modules have a Pi-filter at the supply line with a inductor for EMC reasons. The sum of the supply line inductances have a significant influence on the Vs-voltage. When switching the motor ON during a normal motor start or PWM control, with a insufficient DC-link capacitor the supply voltage drops below the under-voltage threshold and the NovalithIC $^{\text{TM}}$  is switched to tristate. The supply voltage recovers above the under-voltage threshold and the NovalithIC $^{\text{TM}}$  switches on again, again dropping below the under-voltage threshold . . .

This effect can result in frequencies higher than 100kHz, as is shown in **Figure 8**. The device will be damaged by the power dissipation of the switching losses, which is faster than the reaction time of the over temperature shut down, because of the high switching frequency.

The under-voltage toggling will be worse if the OUT is shorted to GND.




Figure 8 Under-voltage toggling started by short to GND and enabled by an insufficient DC-link capacitor.

With a sufficient DC-link capacitor the supply voltage drop is limited so as not to reach the under-voltage threshold, as is shown in **Figure 9**.

Both measurements in **Figure 8** and **Figure 9** are conducted with the Infineon "NovalithIC DemoBoard V2.1" with BTN7933. The "ON-time" is limed to 100µs by the IN-signal, as shown in **Figure 9**. Only the DC-link capacitor is switched between the two measurements.

Application Note 13 Rev. 0.2, 2013-01-16






Figure 9 The sufficient DC-link capacitor avoided under-voltag -toggling in case of a short to GND.

#### 4.3 Reverse polarity protection

The semiconductor technology of NovalithIC™ used has a parasitic PN -diode from "GND" to the supply voltage pin "Vs". If the supply voltage is inverted, a huge current will flow through this parasitic PN -diode and will damage the device. With reverse polarity protection, the reverse current is not possible and the semiconductor components of the design are protected.

In the schematic in **Figure 5**, reverse polarity protection is provided with a P-channel MOSFET (IPD90P03P4L-04), a zener-diode ( $D_1$ ) and a resistor ( $R_3$ ).

#### Normal operation Vs > GND:

- P-MOSFET OFF: The application is supplied by the body-diode of the reverse polarity protection transistor (IPD90P03P4L-04), e.g. in case of a power-up. The status "P-MOSFET ON" will quickly be reached.
- P-MOSFET ON: After the power-up in which the body diode was used as a supply path, the zener diode plus
  the resistor will generate a gate-source voltage in the range of 10V and the P-MOSFET is in ON-state. Only
  the R<sub>DS.on</sub> is in the power supply path.

#### Reverse polarity condition Vs < GND:

• The gate source voltage of the reverse polarity protection transistor is continuously "LOW" and the transistor is switched OFF. No current can flow in this state. The application will not be damaged.



## BTN8960 /62 /80 /82 High Current PN Half Bridge

Design guideline

## 4.4 Cooling

The NovalithIC $^{\text{TM}}$  half-bridge in combination with high current generates power losses. These are R<sub>DS,on</sub> losses and switching losses in case of PWM, which heat up the device. The package PG-TO263-7-1 provides a low thermal resistance which must be combined with cooling on the PCB level.

In **Figure 6** a cooling area (brown top layer, where the NovalithIC™-OUT is connected) has already been drawn. Depending on the power dissipation, other thermal sources on the PCB and the ambient temperature, the cooling needs to be carefully adapted to each application.

In addition the reverse polarity protection transistor T1 (**Figure 5** and **Figure 6**) generates  $R_{DS,on}$  power losses and the cooling concept for this transistor must ensure that the device does not exceed the absolute maximum junction temperature.

Application Note 15 Rev. 0.2, 2013-01-16



# 5 Current Sense Improvement

The NovalithIC<sup>TM</sup> half-bridge-family has a current sense function with an IS-pin, providing the output current divided by a factor, so called  $dk_{ILIS}$ . The precision of the current measurement could be significantly improved by eliminating the IS-offset,  $dk_{ILIS}$ -production spread and respecting the temperature dependency of the  $dk_{ILIS}$ .

In the following table it's shown an overview, which combination of possible procedures reduces the current measurement failure.

Table 1 Current sense procedure and benefits

Procedures	Load current tolerance		
Offset compensation			±28%
Offset compensation	Device dk <sub>ILIS</sub> measurement		±10%
Offset compensation	Device dk <sub>ILIS</sub> measurement	Temperature estimation	±6%
Offset compensation	Device dk <sub>ILIS</sub> measurement	Temperature compensation	±3%

## 5.1 Characteristic of the dk<sub>IIIS</sub>

The  $dk_{\text{ILIS}}$  has characteristic dependencies. The most important, vs. Vs and vs. temperature, are described in this chapter.

# 5.1.1 Supply voltage dependency of dk<sub>ILIS</sub>

The dependency of the  $dk_{ILIS}$  of the supply voltage Vs is negligible, as it is shown in **Figure 10**. This means the supply voltage might not be respected in the load current calculation.




Figure 10 dk<sub>ILIS</sub> vs. the supply voltage Vs.

Application Note 16 Rev. 0.2, 2013-01-16



#### 5.1.2 TC 1000 life time tests

Life time tests of 1000 hours with a dedicated device stress set up and with many devices from different production lots showed the dk<sub>ILIS</sub> is decreasing over life time up to -3%.

# 5.1.3 Temperature drift of the dk<sub>ILIS</sub>

The following graphes **Figure 11** and **Figure 12** are showing the characteristics of the dkILIS over temperature and production spread with a scaling at 25°C.




Figure 11  $\,$  BTN8960 /62  $dk_{\text{ILIS}}$  vs. temperature.

The function f(T) is dependent from the temperature coefficient of the shunt resistance in the control chip (a), the temperature coefficient of the shunt (b) and  $DT = T - 25^{\circ}C$ .

Application Note 17 Rev. 0.2, 2013-01-16






Figure 12 BTN8980 /82 dk<sub>ILIS</sub> vs. temperature.

The function f(T) is dependent from the temperature coefficient of the shunt resistance in the control chip (a), the temperature coefficient of the shunt (b) and  $DT = T - 25^{\circ}C$ .

## 5.2 Offset compensation

The BTN89xy series is equipped with an artificial offset current at the IS-pin. This is shown in Figure 13.




Figure 13 IS-pin internal structure



With this structure it is possible to have always a measurable offset at IS without load current. This makes it easy to measure the offset with the  $\mu$ C, store the offset value and process this in the current measurement procedure. It is mandatory to do an offset compensation for a precise current measurement with the IS-pin.

The offset compensation should be done before an activation of the load. In case of an continuously running application with PWM, like a fuel pump, it is possible to do the offset compensation when INH=high and IN=low. In this PWM-phase the measurement result is best short before the rising edge of the IN-signal.

With this procedure the specified  $dk_{ILIS}$  of  $\pm 28\%$  could be reached, even for small load currents. This includes production spread, temperature dependency and aging. The main part of the failure is based on the production spread, which could be compensated with the measurement of the  $dk_{ILIS}$  of each device, so called "device fine  $dk_{ILIS}$ ". Details for this approach are discribed in the according chapter.

## 5.3 Device fine dk<sub>ILIS</sub>

With a measurement of the offset current and one IS-value at a certain load current at 25°C (e.g. 20A) the individual  $dk_{ILIS-device}$  could be determined and stored continuously to the  $\mu$ C of the application. With this value, the curves, shown in **Figure 11** and in **Figure 12** are valid. The extreme values can be read out from the blue line (+3sigma):

- dk<sub>II IS-max-C</sub> = 1.08 (blue @ -40°C)
- dk<sub>ILIS-min-H</sub> = 0.93 (blue @ 150°C)

Taking into account the aging of the device (see **Chapter 5.1.2**) the minimum value of **Figure 11** and **Figure 12** (blue line) must be reduced by 3% (multiplying 0.97). This means the extreme values are:

- dk<sub>ILIS-max-C</sub> = 1.08 (blue @ -40°C)
- $dk_{ILIS-min-H-old} = dk_{ILIS-min-H} * 0.97 = 0.9$

This could be assumed as a failure of ±10% including temperature drift and aging.

In this case the typical value should be assumed as:

•  $dk_{ILIS-typ} = 0.99$ 

This device calibration could be implemented at the end of the module production in the module test sequence.




Figure 14 Generating the device fine  $dk_{ILIS-device}$ .

Application Note 19 Rev. 0.2, 2013-01-16



## 5.4 Device fine dk<sub>ILIS</sub> and temperature compensation

On the other hand the dk<sub>ILIS</sub> is dependent on the temperature, which is shown in **Figure 11** and **Figure 12**. In these figures it is visible, that the temperature drift has a strong characteristic with a low content of production spread. This makes it possible to measure the temperature on PCB and reduce the temperature dependency by a calculation in the microcontroller. This procedure is visualised in **Figure 15**.




Figure 15 Load current "I<sub>OUT</sub>" calculation with temperature compensation.

Taking the extreme numbers from Figure 12:

- dk<sub>ILIS-max-C</sub> = 1.08 (blue @ -40°C)
- dk<sub>ILIS-min-C</sub> = 1.05 (green @ -40°C)
- dk<sub>ILIS-max-H</sub> = 0.955 (green @ 150°C)
- dk<sub>ILIS-min-H</sub> = 0.925 (blue @ 150°C)

Reducing the min. values with the -3% aging (multiplying with 0.97) the following values will be calculated:

- dk<sub>ILIS-max-C</sub> = 1.08 (blue @ -40°C)
- dk<sub>ILIS-min-C-old</sub> = 1.0185 (green @ -40°C)
- dk<sub>ILIS-max-H</sub> = 0.955 (green @ 150°C)
- dk<sub>ILIS-min-H-old</sub> = 0.9 (blue @ 150°C)

Calculating the typ. value for:

- $dk_{ILIS-tvp-C} = 1.05$
- $dk_{ILIS-tvp-H} = 0.928$

These values could be compensated with a temperature measurement and the characteristic from **Figure 11** and **Figure 12** to the value of  $dk_{ILIS-tvo} = 1$ .

Application Note 20 Rev. 0.2, 2013-01-16



## BTN8960 /62 /80 /82 High Current PN Half Bridge

**Current Sense Improvement** 

With this compensation the new min. and max. values are:

- dk<sub>ILIS-max-C-T</sub> = 1.03 (blue @ -40°C)
- dk<sub>ILIS-min-C-old-T</sub> = 0.9685 (green @ -40°C)
- dk<sub>ILIS-max-H-T</sub> = 1.027 (green @ 150°C)
- $dk_{ILIS-min-H-old-T} = 0.972$  (blue @ 150°C)

After the temperature compensation the min. and max. values are  $dk_{ILIS-min-H-old-T}$  and  $dk_{ILIS-max-C-T}$ .

Finally a current measurement with a precision of ±3% could be achieved!

In case a lower tolerance is sufficient the precision of the temperature measurement could be relaxed.

## 5.4.1 An example of the $I_S$ failure with a rough temperature estimation

Assuming the  $dk_{ILIS}$  was calibrated during production at 25°C the  $I_S$  measurement failure could be reduced to  $\pm 6\%$ , only by estimating if the temperature is above or below 25°C. This estimation could be done e.g. by using the temperature characteristic of the  $I_{IS-offset}$ , which is drawn in the data sheet.

Temperature below 25°C:

- dk<sub>ILIS-max-C</sub> = 1.08 (blue @ -40°C)
- $dk_{ILIS-min-25^{\circ}C} = 1$

Reducing the min. values with the -3% aging (multiplying with 0.97) the following values will be calculated:

- dk<sub>ILIS-max-C</sub> = 1.08 (blue @ -40°C)
- $dk_{ILIS-min-25^{\circ}C-old} = 0.97$

For temperatures above 25°C it's in principle the same calculation.

Finally a current measurement with a precision of ±6% could be achieved without external temperature measurement!

Application Note 21 Rev. 0.2, 2013-01-16



**Revision History** 

## 6 Revision History

Previous revision: 0.1, 2012-07-09

Revision	Date	Changes
0.2	2013-01-16	Page 4 - Chapter 2: Adding advantages.  Page 4 - Figure 2; Page 5 - Figure 3; Page 9 - Other components: Changing resistor name from R <sub>1</sub> to R <sub>3</sub> and changing C <sub>IS</sub> -value to 1nF and C <sub>IS</sub> -text.  Page 11: Updating Figure 7.  Page 4 - Figure 2, Page 5 - Figure 3: Update value of C1.  Page 9 - Figure 6: Update footnote of figure.  Page 16: New Chapter 5.

#### **Trademarks of Infineon Technologies AG**

AURIXTM, C166TM, Canpaktm, CIPOSTM, CIPURSETM, Econopacktm, CoolMostm, CoolSettm, Corecontroltm, Crossavetm, Davetm, DI-Poltm, EasyPIMTM, Econobridgetm, Econopualtm, Econopimtm, Econopacktm, Eicedrivertm, eupectm, Fcostm, Hitfettm, Hybridpacktm, I²rftm, Isofacetm, Isopacktm, MIPaqtm, Modstacktm, my-dtm, NovalithIctm, OptiMostm, Origatm, Powercodetm; Primariontm, Primariontm, Primariontm, Primariontm, Primariontm, Primariontm, Sipuriontm, Sipurio

#### Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11

Edition 2013-01-16

Published by Infineon Technologies AG 81726 Munich, Germany © 2013 Infineon Technologies AG All Rights Reserved.

#### **LEGAL DISCLAIMER**

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.