





24/7/19




* Program :- holds the address of the next counter instruction.

* Stack :- stores the result of the previous PC pointers






MOV R₁, R₂
opcode.

output enabled → to be stored in database
input enabled → reads the info from database.



* Memory hierarchy



25/7/19

Info needed to transfer data from main memory to secondary memory

MOV R₁, R₂ contains address of R₂
MOV R₁ to R₂

generated { OE_{R2}
 LD R₁

generated { LD R₁
 OE_{R2}

Mr. because at the later point of time
some other processor may be output
enabled and it may receive unnecessary info.
Be timing & check will make use of the

Instruction read

- Latch opcode
- Opcode decode (R1, R2) or direct word
- execute instn.

I₀: ADD R₁ → register addition \Rightarrow multiplication
I₁: CMP → has mask (less than - drops) performs subtraction
I₂: AND R₁ → logical & nano from opcode case of other logical op.

I₃: JMP

I₄: MOV R₁, R₂

I₅: MOV R₂, R₁

I₆: MOV ACC, R₁

I₇: MOV ACC, R₂

I₈: MOV R₁, ACC

I₉: MOV R₂, ACC

I₁₀: MOV ACC, M (memory to accumulator)

I₁₁: MOV M, ACC

I₁₂: MVI

I₁₃:

I₁₄:

I₁₅:

I₁₆:

I₁₇:

I₁₈:

I₁₉:

I₂₀:

I₂₁:

I₂₂:

I₂₃:

I₂₄:

I₂₅:

I₂₆:

I₂₇:

I₂₈:

I₂₉:

I₃₀:

I₃₁:

I₃₂:

I₃₃:

I₃₄:

I₃₅:

I₃₆:

I₃₇:

I₃₈:

I₃₉:

I₄₀:

I₄₁:

I₄₂:

I₄₃:

I₄₄:

I₄₅:

I₄₆:

I₄₇:

I₄₈:

I₄₉:

I₅₀:

I₅₁:

I₅₂:

I₅₃:

I₅₄:

I₅₅:

I₅₆:

I₅₇:

I₅₈:

I₅₉:

I₆₀:

I₆₁:

I₆₂:

I₆₃:

I₆₄:

I₆₅:

I₆₆:

I₆₇:

I₆₈:

I₆₉:

I₇₀:

I₇₁:

I₇₂:

I₇₃:

I₇₄:

I₇₅:

I₇₆:

I₇₇:

I₇₈:

I₇₉:

I₈₀:

I₈₁:

I₈₂:

I₈₃:

I₈₄:

I₈₅:

I₈₆:

I₈₇:

I₈₈:

I₈₉:

I₉₀:

I₉₁:

I₉₂:

I₉₃:

I₉₄:

I₉₅:

I₉₆:

I₉₇:

I₉₈:

I₉₉:

I₁₀₀:

I₁₀₁:

I₁₀₂:

I₁₀₃:

I₁₀₄:

I₁₀₅:

I₁₀₆:

I₁₀₇:

I₁₀₈:

I₁₀₉:

I₁₁₀:

I₁₁₁:

I₁₁₂:

I₁₁₃:

I₁₁₄:

I₁₁₅:

I₁₁₆:

I₁₁₇:

I₁₁₈:

I₁₁₉:

I₁₂₀:

I₁₂₁:

I₁₂₂:

I₁₂₃:

I₁₂₄:

I₁₂₅:

I₁₂₆:

I₁₂₇:

I₁₂₈:

I₁₂₉:

I₁₃₀:

I₁₃₁:

I₁₃₂:

I₁₃₃:

I₁₃₄:

I₁₃₅:

I₁₃₆:

I₁₃₇:

I₁₃₈:

I₁₃₉:

I₁₄₀:

I₁₄₁:

I₁₄₂:

I₁₄₃:

I₁₄₄:

I₁₄₅:

I₁₄₆:

I₁₄₇:

I₁₄₈:

I₁₄₉:

I₁₅₀:

I₁₅₁:

I₁₅₂:

I₁₅₃:

I₁₅₄:

I₁₅₅:

I₁₅₆:

I₁₅₇:

I₁₅₈:

I₁₅₉:

I₁₆₀:

I₁₆₁:

I₁₆₂:

I₁₆₃:

I₁₆₄:

I₁₆₅:

I₁₆₆:

I₁₆₇:

I₁₆₈:

I₁₆₉:

I₁₇₀:

I₁₇₁:

I₁₇₂:

I₁₇₃:

I₁₇₄:

I₁₇₅:

I₁₇₆:

I₁₇₇:

I₁₇₈:

I₁₇₉:

I₁₈₀:

I₁₈₁:

I₁₈₂:

I₁₈₃:

I₁₈₄:

I₁₈₅:

I₁₈₆:

I₁₈₇:

I₁₈₈:

I₁₈₉:

I₁₉₀:

I₁₉₁:

I₁₉₂:

I₁₉₃:

I₁₉₄:

I₁₉₅:

I₁₉₆:

I₁₉₇:

I₁₉₈:

I₁₉₉:

I₂₀₀:

I₂₀₁:

I₂₀₂:

I₂₀₃:

I₂₀₄:

I₂₀₅:

I₂₀₆:

I₂₀₇:

I₂₀₈:

I₂₀₉:

I₂₁₀:

I₂₁₁:

I₂₁₂:

I₂₁₃:

I₂₁₄:

I₂₁₅:

I₂₁₆:

I₂₁₇:

I₂₁₈:

I₂₁₉:

I₂₂₀:

I₂₂₁:

I₂₂₂:

I₂₂₃:

I₂₂₄:

I₂₂₅:

I₂₂₆:

I₂₂₇:

I₂₂₈:

I₂₂₉:

I₂₃₀:

I₂₃₁:

I₂₃₂:

I₂₃₃:

I₂₃₄:

I₂₃₅:

I₂₃₆:

I₂₃₇:

I₂₃₈:

I₂₃₉:

I₂₄₀:

I₂₄₁:

I₂₄₂:

I₂₄₃:

I₂₄₄:</p

* For any instruction to be executed

T₀: MAR \leftarrow PC

T₁: { IAR \leftarrow M[MAR]; gets res. should be loaded with the value in MAR
new op code is selected.

PC \leftarrow PC + 1 Assuming every instruction takes only 1 memory location

T₂: { DEC(IAR); Decodes the instruction register

MAR \leftarrow IAR_{0:11}; load the MAR with content from IAR_{0:11}

ADD R₁

T₃: DR \leftarrow T₂; DR is loaded with contents of R₁ so that ALU can access it.

T₄: Acc \leftarrow ALU_{ADD}(Acc, DR); (content is given down to ALU)

(Name stamps)

move back to T₀ (timestamp)
next timestamp ← next timestamp + 1

MOV R₁, R₂

T₅: R₁ \leftarrow R₂

↓
use next T₀.


MOV Acc, M

T₆: Acc \leftarrow M[MAR]
T₀;

#

Sequence counter(4 bit) ← its size depends on complexity of instruction

16 time stamps. ← Assuming that the entire task will not take more than 16 bits of time stamp.
 $\frac{1}{16}$ bits of time stamp
Sequence counter ← every time we go back to T₀



Timestamp T_0

PC: $OE = T_0 + \text{constant}$ $T = 0J : 0A$

MAR: $LD = T_0 + \text{constant}$

Timestamp T_1

PC: $INCR = T_1 +$

IR: $LD = T_1 +$

Timestamp T_2

MAR: $LD = T_2 +$

IR: $OE = T_2 +$

For ADD R_1 , Timestamp T_3

$DR: LD = T_3 D, T_0 +$
 $T_2: OE = T_3 D, T_0 +$
 $IR: R_2, R_4$
 For MOV

$R_2: LD = T_3 D, T_5 +$
 $IR: OE = T_3 D, T_5 +$

$AC = T_4 D, T_0 +$
 $ALU = ADD = T_4 D, T_0 +$
 $SEGCTR: INCR = \frac{T_0 + T_1 + T_2 + T_3 D, T_0 +}{\text{constant}} =$
 $\underline{\underline{CTR}} = T_4 D, T_0 +$

(MD)

For $MOV R_1, R_2$,

$$R_1: LD = T_3 D_7 I_{14} +$$

$$R_2: DE = T_3 D_7 I_{14} +$$

For $MOV Acc, R_1$,

$$R_1: DE = T_3 D_7 I_{16} +$$

$$Acc: LD = T_3 D_7 I_{16} +$$

31/7/19

MOV Acc, M

$T_3,$

$$Acc: \cancel{LD} \rightarrow LD = T_3 D_7 I_{10} +$$

$MAR +,$

$$T_3: Acc \leftarrow M[MAR], T_0$$



$$Acc: LD = T_4 D_7 I_0 + T_3 D_1 +$$

$$ALU: ADD = T_4 D_7 I_0 +$$

SEQ.CTR: INCR =

$$CLR = T_4 D_7 I_0 + T_3 D_1 +$$

#



MOV Acc, M

$$Acc: LD = T_3 D_1 I_{15}'$$

MOV1 Acc, M

$$Acc: LD = T_3 D_1 I_{15}$$

(Indirect add.)

- * Hardwired control Unit \rightarrow Proper circuitry is used to generate control signals.

Adv: Very fast

Disadv: Its not scaled.

- * Microprogrammed ctrl \rightarrow alternate unit design.

Adv: Scalable as programming is allowed.

Disadv: Programming allowed. memory is used up and hence slow.

- * Central memory \rightarrow control words.
(CM)

In time stamp T₂,

LD MAR — C₀ designated 0th bit of CM
OE_{PC} — C₁ " 1st bit of CM

0.....11 01
Branch add.
(BA)

during T₁,

LD IR — C₂
RD M — C₃
(read memory)
INCR PC — C₄


0.....0111 00 02

During T₃


OE_{IR} — C₅

0.....0100001 xx


sum(Carry C₅)



20



7/8/19



After op code fetch & decode, we don't know which memory add to jump to to execute next instn.

Microprogram sequencer → all other units except the ctrl memory.

↓
+ control memory = Microprogrammed Ctrl Unit.

Timestamps;

- T₀: MAR ← PC
- T₁: IR ← M[MAR]; PC ← PC + 1
- T₂: DCD(IR);
MAR ← I₀; II

$$\text{A} \quad LD\text{MAR} = C_0$$

$$OE_{PC} = C_1$$

$$LD_{IR} = C_2$$

$$RD_M = C_3$$

$$PC_{INCR} = C_4$$

$$OE_{IR} = C_5$$

	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	BA	M
For T ₀ ,	0	0	0	0	1	1	01	1

For T ₁ ,	0	1	1	1	0	0	02	1
----------------------	---	---	---	---	---	---	----	---

For T ₂ ,	1	0	0	0	0	1	XX	0
----------------------	---	---	---	---	---	---	----	---

we do not know
what instn to
execute, so we move to internal
add.-generator.

Eg: MOV R₁, R₂

OER₂ = C₆

LD R₁ = C₇

C₁₂ C₁₁ C₁₀ ... BA Mode
1 1 0 0 0 0 1

Eg: ADD R₁

T₂: DR ← R₁

T₃: ACC ← ALU_{AD} (ACC, DR); To

C₁₂ C₁₁ C₁₀ ... C₉ C₈ C₇ ... BA Mode
0 0 1 1 0 0 ... 0 P₁ 1

LD DR = C₈ ALU_{AD} = C₁₁

OER₁ = C₉ OEA_{ALU} = C₁₂

LD ACC = C₁₀

1 1 1 0 - - - - - 0 0 0 1

Micro instruction design

- Horizontal μ programming signal instⁿ to be decoded/encoded $n, \text{ no of bits } [\log_2 n]$
- Vertical μ programming multiple instⁿs to be decoded/encoded
- Diagonal μ programming (somewhere in between)
 - requires > bits than VMP
 - < bits than NMP

* Compatibility class

The compatibility class is a set of control signals such that the ctrl signals within that set are pairwise compatible i.e., no two ctrl signals are active simultaneously.

* Minimal compatibility class

It is a compatibility class to which no other ctrl signal can be added without introducing incompatibility.

* Minimal cover

It is a minimal subset of minimal compatibility class, which includes all the control signals.
(We will go for encoding in Minimal cover in case of diagonal μP).

II: Combinational signals

$I_1 : a \ b \ c \ g$

$I_2 : a \ c \ e \ h$

$I_3 : a \ d \ f$

$I_4 : b \ c \ f$

a, b, c, d, e, f, g, h
can't separate together.

$S_1 : a, b, c, d, e, f, g, h$. not, suffice, either all are signals together.

$S_2 : \underline{bd}, \underline{bc}, \underline{bh}, \underline{cd}, \underline{de}, \underline{df}, \underline{dh}, \underline{ef}, \underline{eg}, \underline{fh}, \underline{fg}, \underline{gh}$
pairs of signals
which are never
together.

S_3 : make a group of 3 other signals.

$bde, bch, efg, deg, ade, egh, aeh, def, \cancel{agh}, \cancel{dgh}$
 $\cancel{deg} \cancel{fgh} \quad \cancel{agh}$

S_4 : here signals together.

\emptyset

8/8/11

cover table

	a	b	c	d	e	f	g	h
$K_1 = a$	x							
$K_2 = cd$			x	x				
$K_3 = bde$		x		x	x			
$K_4 = bch$	x		x				x	
$K_5 = deg$				x	x	x		
$K_6 = dgh$	dominated		x		x	x		
$K_7 = efg$			dominating	x	x			
$K_8 = fgh$				x	x	x		
essential covers								

dominated w.r.t subset
of the dominating

strike off dominating columns.

So, K_1, K_2 are essential covers.

Reduced coverable

	b	d	e	f	g	h
K ₁ =add	x		x			
K ₂ =sub	x				x	
K ₃ =avg		x				
K ₄ =avg					x	
K ₅ =avg		x	x			
K ₆ =avg		x	x	x		

we will strike off dominated rows
and not dominating rows

$$\text{Minimal cover} = \{(K_1, K_2), K_3, K_6\}$$



"all the control
signals have
been covered"

$$\{K_1, K_2\}, K_3, K_6$$

we need to choose these in such a
way that all the alphabets are covered
and not struck off in the reduced
coverable.

* Pipelining

Assuming 4 inst's executed.

I₁
I₂
I₃
I_n

⇒ Following
here

	EX			I ₁		I ₂		I ₃		I _n
OD			I ₁		I ₂		I ₃		I _n	
OF		I ₁			I ₂		I ₃		I _n	
IF	I ₁			I ₂		I ₃		I _n		

{instn fetch IF
opende fetch OF
opende decode OD
execution EX}

16 time stamps reqd. for 4 instns.
non pipeline method.

Best case
scenario :-

EX			I ₁	I ₂	I ₃	I _n
OD			I ₁	I ₂	I ₃	I _n
OF		I ₁	I ₂	I ₃	I _n	
IF	I ₁	I ₂	I ₃	I _n		

(IF is free once I₁)
(is fetched)

7 time stamps reqd.

Worst case :-

Data dependency Hazards :

— RAW - read after write

— WAR - write after read

— WAW - write after write

ΦΦ

I₀: MOV R₁, R₂ (R₁ written on)

I₁: ADD R₁ Acc ← Acc + R₁ (R₁ is now read)

I₂: MOV R₁, R₃ (R₁ is being written on)

I₃: ADD R₂, R₄

(I₀, I₁) → RAW dependency

(I₁, I₂) → WAR

(I₀, I₂) → WAW

(I₀, I₃) → WAR

ADD R₂, R₄
MOV R₅, R₄

} Both if they are reading from same source, this is not dependency.

Q. Find all possible dependencies present in the following program fragment when you are using a 4-stage pipeline.

I₀: MOV R₁, R₂ ① ②

I₁: ADD R₃, R₄ ③ ④

I₂: SUB R₁, R₅ ⑤ ⑥

I₃: ADD R₂ ⑦

I₄: MOV R₅, R₆ ⑧ ⑨

I₅: ADD R₅ ⑩

I₆: MOV R₇, R₁ ⑪ ⑫

Soln:-

(I₀, I₂) → WAW (I₀, I₃) → X

(I₀, I₅) → RAW (I₂, I₄) → WAR

(I₂, I₅) → TRAW (I₂, I₆) → X

(I₄, I₅) → RAW

- * Assembly I/O is dependent on each other.
- * To make sure the instruction that are dependent releases its products not before the next is executed.

2/8/19

MEMORY MANAGEMENT


* Virtual Memory

Process believes that we have available memory using the Segmentation we can apply the concept of virtual memory in our system.



Paging

"main mem. can be divided into same sized pages"



When there is a demand for mem. & the MM cannot provide it, then:

Swap out :- Some pages are swapped out from MM \Rightarrow SM

Swap in :- Some pages are swapped in from SM \Rightarrow MM (empty slot)

Choosing page to swap \rightarrow on the basis of some Algorithm.


Page Replacement algorithms

- FIFO (First in first out)
- LRU (Least recently used)
- MFU (Most frequent used)
- Optimal replacement

e.g.: 1, 4, 5, 0, 6, 7, 4, 2, 3, 5, 7


page reference stream

assuming \rightarrow each page size \rightarrow 1K
main memory accommodates 4 pages.



FIFO =

(like
queue)



XXVA:-


* No. of page misses.

1, 4, 5, 1, 6, 9, 3, 2, 5, 3, 1, 7, 9, 3, 8, 6, 2, 5, 6, 9, 8,

Soln - FIFO




OPT. REP.




+ 8 + 4 → 12

RF FIFO



13 + 4 → 17

TF Segmentation



(1) from bottom to top

Method for TF
related to word to
byte mapping

Partial Segmentation

- * Best fit
- * First fit
- * Worst fit.


lower bits to higher.

→ Best fit

aim := go for minimum fragmentation.


[11K, 1K, 5K, 10K, 9K]

External Segmentation



→ First fit


[11K, 1K, 5K, 10K, 9K]



→ Worst fit

aim := maximize fragmentation


[11K, 1K, 5K, 10K, 9K]




★ DRAM (Dynamic RAM)
(made of capacitors) → Main memory

Bufiled.

SRAM (Static RAM) → Cache memory
[costly]



Pages can be subdivided into blocks.



22/8/19

Q. Consider a CPU where all instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogrammed control unit, single address field format is used for branch control logic. What is the maximum size of the control word & control address register?

Soln - Each instruction takes 7 cycles
∴ 140 instructions take = (140×7) cycles
= 980 cycles

Now for

$$2^m \geq 980$$

$$m \geq 10$$

$$\therefore (10 + 125) \text{ bits} \rightarrow \text{control word}$$

10 units control address register.

Q. Consider the following sequence of micro operations.

MBR \leftarrow PC

MAR \leftarrow X

PC \leftarrow Y

Memory \leftarrow MBR

A. Instruction fetch

B. Operand fetch

C. Conditional branch

D. Initiation of interrupt service.

Which one of the following is a possible operation performed by this sequence?

sol: MBR - Memory buffer register

It stores the data being transferred to and from the immediate store.

MAR - Memory address register.

It holds the memory location of data that needs to be accessed.

PC - Program counter.

It contains the address of the instruction being executed at the current time.

The 1st instruction places the value of PC onto MBR.

The 2nd instruction places an address X into MAR

The 3rd instruction places an address Y into PC.

The 4th instruction places the value of MBR (old PC value) into memory.

D.



28/8/19

* Cache Memories ASSOCIATIVITY

STRA M (stack RAM)

makes up cache memory.

CM < MM < SM




User programs cannot be placed in cache memory.


CPU $\xrightarrow[\text{start}]{\text{first}}$ CM $\xrightarrow[\text{search}]{\text{then}}$ MM

cache miss / cache hit
(does not get) (get it)

microprocessor = address



Tag memory
Stores addresses of blocks
in CM




This part is called Tag

Any block of the MM can be placed in any cache line

We search the Tag sequentially for a block till we get it
 $\xrightarrow[\text{of all lines}]{} \text{Cache miss.}$

Remove the Tag & place it in Argument register.




V-bit

- one bit associated with each tag
- initially all bits are 0.




As we have not cleared CM, then CM can have some garbage value.

When a block is sent from MM \rightarrow CM then its VBit is set to 1.




* Direct Mapped Cache

Ques. which block will be allowed to move to which cache line.
Now, cache is not 1D structure




Microprocessor → generate address



Block is not available in cache memory. So that block needs to be moved from memory to that particular cache line)

Set Associative Cache



Q. A set associative cache memory consists of 128 blocks divided into 4 sets. The main mem. consists of 16384 blocks and each block contains 256 8bit words. How many bits are reqd. to address the main memory? How many bits are reqd. to identify the tag, the set and the block?

Soln- No. of blocks $\rightarrow 2^{14} = 16384$ blocks. $8 \text{ bits} = 1 \text{ byte}$

each block $\rightarrow 256 \times 8$ bits. 22

$\Rightarrow 22$ bits are reqd. to address main memory

$$16384 \times 256 = 2^{22} \text{ bits MM}$$

⇒ To identify block $\rightarrow 256$
 $= 2^8$

8 bits reqd. for block identification.

No. of Block in cache = 128

$$128/4 \rightarrow 4 \text{ sets}$$

$$= 32$$

$$= 2^5$$

5 bits reqd. for set identification.


Bits reqd. for tag identification $\rightarrow 22 - (5+8)$

Q. Computer has an 8gb memory with 64 bit word size. Each block of memory stores 16 words. Computer has a direct mapped cache of 128 blocks and uses word level addressing. What is the addressing format if we change the cache to a 4 way set associative cache? what is the new address format?

Sol. Word length \rightarrow 64 bit.
each block \rightarrow 16 words.
 $\rightarrow 16 \times 64$ bits.

$$2^k \times 2^l \rightarrow 2^{k+l}$$

For 1gb $\rightarrow 2^{30}$ bits. 8gb $\rightarrow 8 \times 2^{30} \rightarrow 2^{33}$
 $\rightarrow 2^{30}$ bytes.



30 bits reqd. to address main memory.

Each block \rightarrow 16 words.
4 bits don't reqd. for offset. [Offset].

• 4 way set ass

block identification, (128 blocks) $\rightarrow 2^7$
(7 bits reqd.)

tag group $\rightarrow 30 - (7+4)$

in h way set ass $\rightarrow \frac{128}{h}$ \rightarrow divided into h sets each.
 $32 \rightarrow 2^5.$

Tag		5		4
-----	--	---	--	---