



## STM32H7 MICROCONTROLLER




NOTE: DECOUPLING CAPS, PLACE CLOSE TO VDD33\_USB




NOTE: DECOUPLING CAPS, PLACE CLOSE TO VDDA




NOTE: PLACE CRYSTAL CLOSE TO OSC\_OUT/OSC\_IN




NOTE: DECOUPLING CAPS, PLACE CLOSE TO VCAP1/VCAP2











JTAG/SERIAL WIRE DEBUG



RESET BUTTON




BOOT SWITCH



MCU ALTERNATE PIN FUNCTIONS:



- PA0: TIM2\_CH1
- PA1: TIM5\_CH2
- PA2: TIM15\_CH1
- PA4: DAC\_OUT1
- PA7: TIM14\_CH1
- PA8: I2C1\_SCL
- PA9: USART1\_TX
- PA10: USART1\_RX
- PB7: TIM4\_CH2
- PB8: TIM16\_CH1
- PB9: TIM17\_CH1
- PC6: TIM3\_CH1
- PC9: I2C1\_SDA

TP61 ○ IO\_1\_OUT TP69 ○ IO\_1\_TRIS TP77 ○ IO\_1\_PU TP104 ○ IO\_1\_PD  
TP62 ○ IO\_2\_OUT TP70 ○ IO\_2\_TRIS TP78 ○ IO\_2\_PU TP105 ○ IO\_2\_PD  
TP63 ○ IO\_3\_OUT TP71 ○ IO\_3\_TRIS TP79 ○ IO\_3\_PU TP106 ○ IO\_3\_PD  
TP64 ○ IO\_4\_OUT TP72 ○ IO\_4\_TRIS TP80 ○ IO\_4\_PU TP107 ○ IO\_4\_PD




TP65 ○ IO\_1\_IN TP73 ○ IO\_1&2\_DIFF TP101 ○ I2C\_SCL  
TP66 ○ IO\_2\_IN TP74 ○ IO\_1&2\_TERM TP102 ○ I2C\_SDA  
TP67 ○ IO\_3\_IN TP75 ○ IO\_3&4\_DIFF TP103 ○ Vout\_SETPOINT  
TP68 ○ IO\_4\_IN TP76 ○ IO\_3&4\_TERM


## USB 2.0 HIGH SPEED PHY




NOTE: PLACE CRYSTAL CLOSE TO X0/XI



NOTE: DECOUPLING CAPS, PLACE CLOSE TO VDD1.8



NOTE: DECOUPLING CAPS, PLACE CLOSE TO VDDA1.8



DT18 - I/O MASTER

THE UNIVERSITY OF AKRON

Sheet: /Microcontroller/

File: Microcontroller.sch

Title: MICROCONTROLLER SUBSYSTEM

Size: B


Date: 2020-02-03

Rev: A


KiCad E.D.A. kicad 5.1.5

Id: 2/10




3.3–15V ADJUSTABLE REGULATOR




## LOGIC LEVEL GENERATOR




NOTE: P/N MCP4728A0 IS PRE-PROGRAMMED WITH I2C ADDRESS 0b1100000




## SINGLE-ENDED RECEIVER (I/O PIN 1)




## DIFFERENTIAL RECEIVER (I/O PIN 1 - I/O PIN 2)




## SINGLE-ENDED RECEIVER (I/O PIN 2)




## OUTPUT DRIVER (I/O PIN 1)




## CONFIGURABLE RESISTORS



I/O PIN 1  
10KΩ PULL-UP/DOWN





I/O PIN 2  
10KΩ PULL-UP/DOWN




120Ω TERMINATION  
BETWEEN I/O PINS 1 & 2


## OUTPUT DRIVER (I/O PIN 2)




OVERVOLTAGE PROTECTION


OVERCURRENT PROTECTION









## LOGIC LEVEL GENERATOR




NOTE: P/N MCP4728A2 IS PRE-PROGRAMMED WITH I2C ADDRESS 0b1100010

NOTE: DECOUPLING CAP.  
PLACE CLOSE TO VDD

NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+/V-



## SINGLE-ENDED RECEIVER (I/O PIN 3)




NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+

NOTE: OPTIONAL COMPENSATION NETWORK FOR LM7171

## DIFFERENTIAL RECEIVER (I/O PIN 3 - I/O PIN 4)

NOTE: P/N MCP4725A1 IS PRE-PROGRAMMED WITH I2C ADDRESS 0b1100011




NOTE: DECOUPLING CAP.  
PLACE CLOSE TO VDD

NOTE: OPTIONAL COMPENSATION NETWORK FOR LM7171

NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+/V-

## SINGLE-ENDED RECEIVER (I/O PIN 4)




NOTE: DECOUPLING CAP.  
PLACE CLOSE TO VDD


THRESHOLD = (VH4 + VL4) / 2

NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+/V-

## OUTPUT DRIVER (I/O PIN 3)




NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+/V-




FOR 5V @ 20MHz, 5ns RISE/FALL:  
GBWP 30.4MHz MIN  
SLEW RATE 1000V/us MIN


## CONFIGURABLE RESISTORS



I/O PIN 3  
10KΩ PULL-UP/DOWN




I/O PIN 4  
10KΩ PULL-UP/DOWN




120Ω TERMINATION  
BETWEEN I/O PINS 3 & 4

## OUTPUT DRIVER (I/O PIN 4)



NOTE: DECOUPLING CAPS.  
PLACE CLOSE TO V+/V-



FOR 5V @ 20MHz, 5ns RISE/FALL:  
GBWP 30.4MHz MIN  
SLEW RATE 1000V/us MIN

DT18 - I/O MASTER

THE UNIVERSITY OF AKRON

Sheet: /Level Shifter - I/O Pins 3&4/

File: Level Shifter - IO 3-4.sch

Title: LEVEL SHIFTER SUBSYSTEM - I/O PINS 3 & 4

Size: B

Date: 2020-02-03



Rev: A

KiCad E.D.A. kicad 5.1.5

Id: 8/10



+/-15V REGULATOR



OVERVOLTAGE PROTECTION

OVERCURRENT PROTECTION

