This is a very simple (and likely not respecting all the IEEE754 edge cases on abnorm values) FPU library used in PyXHDL.
davidel/v_fplib
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog FPU Library
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published