```
* Pin configuration nodes
Required properties:
- linux, phandle: phandle of this node; likely referenced by a QE
  device.
- pio-map: array of pin configurations.
                                          Each pin is defined by 6
             The six numbers are respectively: port, pin, dir,
  open_drain, assignment, has_irq.
  - port : port number of the pin; 0-6 represent port A-G in UM.
  - pin : pin number in the port.
  - dir: direction of the pin, should encode as follows:
     0 = The pin is disabled
     1 = The pin is an output
      = The pin is an input
     3 = \text{The pin is } I/0
  - open drain: indicates the pin is normal or wired-OR:
     0 = The pin is actively driven as an output
     1 = The pin is an open-drain driver. As an output, the pin is
         driven active-low, otherwise it is three-stated.
```

- assignment: function number of the pin according to the Pin Assignment tables in User Manual. Each pin can have up to 4 possible functions in QE and two options for CPM.
- has_irq: indicates if the pin is used as source of external interrupts.

```
Example:
```

```
ucc pin@01 {
   linux, phandle = \langle 140001 \rangle;
   pio-map = \langle
   /* port pin
                   dir open_drain assignment has irq */
                3
                                         /* TxD0 */
                    1
                       0
                           1
                              0
                4
                    1
                           1
                              0
                                         /* TxD1 */
             0
                       0
             0
                5
                    1
                       0
                           1
                              0
                                         /* TxD2 */
                6
             0
                    1
                           1
                                         /* TxD3 */
                       0
                              0
             1
                6
                    1
                       0
                           3
                              0
                                         /* TxD4 */
                7
                       0
                                         /* TxD5 */
             1
                    1
                           1
                              ()
             1
                9
                    1
                           2
                                         /* TxD6 */
                       0
                              0
                           2
                                         /* TxD7 */
             1
                а
                    1
                       0
                              0
                    2
             0
                9
                       0
                           1
                              0
                                         /* RxD0 */
                    2
                           1
             0
                а
                       0
                              0
                                         /* RxD1 */
                    2
             0
                b
                       0
                           1
                              0
                                         /* RxD2 */
                    2
             0
                       0
                           1
                              0
                                         /* RxD3 */
                С
                    2
             0
                d
                       0
                           1
                              0
                                         /* RxD4 */
                    2
                           2
             1
                1
                       0
                              0
                                         /* RxD5 */
                    2
                           2
             1
                0
                       0
                              0
                                         /* RxD6 */
                           2
             1
                                         /* RxD7 */
                4
                       0
                              0
             0
                7
                    1
                           1
                                         /* TX_EN */
                       0
                              ()
                                         /* TX_ER */
             0
                8
                           1
                    1
                       0
                              0
             0
                f
                    2
                       0
                           1
                              0
                                         /* RX DV */
             0
                10 2
                       0
                           1
                              0
                                         /* RX ER */
             0
                0
                    2
                       0
                           1
                              0
                                         /* RX CLK */
             2
                    1
                           3
                                         /* GTX CLK - CLK10 */
                9
                       0
                              0
                                     第1页
```

pincfg.txt
2 8 2 0 1 0>; /* GTX125 - CLK9 */
};