GPIO controllers on MPC8xxx SoCs

This is for the non-QE/CPM/GUTs GPIO controllers as found on 8349, 8572, 8610 and compatible.

Every GPIO controller node must have #gpio-cells property defined, this information will be used to translate gpio-specifiers.

Required properties:

- compatible: "fsl, <CHIP>-gpio" followed by "fsl, mpc8349-gpio" for 83xx, "fsl, mpc8572-gpio" for 85xx and "fsl, mpc8610-gpio" for 86xx.
- #gpio-cells: Should be two. The first cell is the pin number and the second cell is used to specify optional parameters (currently unused).
- interrupts: Interrupt mapping for GPIO IRQ.
- interrupt-parent : Phandle for the interrupt controller that services interrupts for this device.
- gpio-controller: Marks the port as GPIO controller.

Example of gpio-controller nodes for a MPC8347 SoC:

```
gpio1: gpio-controller@c00 {
           \#gpio-cells = \langle 2 \rangle;
          compatible = "fsl, mpc8347-gpio", "fsl, mpc8349-gpio";
           reg = \langle 0xc00 \ 0x100 \rangle;
           interrupts = \langle 74 \text{ } 0x8 \rangle:
           interrupt-parent = <&ipic>;
           gpio-controller;
};
gpio2: gpio-controller@d00 {
           \#gpio-cells = \langle 2 \rangle;
           compatible = "fs1, mpc8347-gpio", "fs1, mpc8349-gpio";
           reg = \langle 0xd00 \ 0x100 \rangle;
           interrupts = \langle 75 \text{ } 0x8 \rangle;
           interrupt-parent = <&ipic>:
           gpio-controller:
};
```

See booting-without-of.txt for details of how to specify GPIO information for devices.

To use GPIO pins as interrupt sources for peripherals, specify the GPIO controller as the interrupt parent and define GPIO number + trigger mode using the interrupts property, which is defined like this:

```
8xxx_gpio.txt
...
interrupts = <4 3>;
interrupt-parent = <&gpio1>;
};
```