Amiga 4-joystick parport extension

Parallel port pins:

- (2) Up1(6) - Up2(3) – Down1 (7) – Down2
- (8) Left2 (9) Right2 (4) - Left1
- (5) Right1 (11) - Fire2 (13) - Fire1
- (18) Gnd1 (18) - Gnd2

Amiga digital joystick pinout

- (1) Up (2) Down (3) Left
- (4) Right
- (5) n/c
- (6) Fire button
- (7) +5V (50mA)
- (8) Gnd
- (9) Thumb button

Amiga mouse pinout

- (1) V-pulse
- (2) H-pulse
- (3) VQ-pulse
- (4) HQ-pulse
- (5) Middle button
- (6) Left button
- (7) +5V (50mA)
- (8) Gnd
- (9) Right button

Amiga analog joystick pinout

- (1) Top button
- (2) Top2 button
- (3) Trigger button
- (4) Thumb button

- (5) Analog X (6) n/c (7) +5V (50mA)
- (8) Gnd
- (9) Analog Y

Amiga lightpen pinout

- (1) n/c (2) n/c (3) n/c

- (4) n/c
- (5) Touch button
- (6) /Beamtrigger
- (7) +5V (50mA)

(8) - Gnd

(9) - Stylus button

NAME rev ADDR type chip Description
JOYODAT 00A R Denise Joystick-mouse 0 data (left vert, horiz)
JOY1DAT 00C R Denise Joystick-mouse 1 data (right vert, horiz)

These addresses each read a 16 bit register. These in turn are loaded from the MDAT serial stream and are clocked in on the rising edge of SCLK. MLD output is used to parallel load the external parallel-to-serial converter. This in turn is loaded with the 4 quadrature inputs from each of two game controller ports (8 total) plus 8 miscellaneous control bits which are new for LISA and can be read in upper 8 bits of LISAID.

Register bits are as follows: Mouse counter usage (pins 1,3 =Yclock, pins 2,4 =Xclock)

12 11 10 09 08 07 06 05 04 03 02 01 00 BIT# 13 JOYODAT X2 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 X6 Х5 X4 Х3 X1 X0 JOY1DAT Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0 X7 Х6 Х5 Х4 Х3 X2 X1 X0

O=LEFT CONTROLLER PAIR, 1=RIGHT CONTROLLER PAIR. (4 counters total). The bit usage for both left and right addresses is shown below. Each 6 bit counter (Y7-Y2, X7-X2) is clocked by 2 of the signals input from the mouse serial stream. Starting with first bit received:

0 MOH JOYODAT Horizontal Clock 1 MOHQ JOYODAT Horizontal Clock (quadrature) 2 MOV JOYODAT Vertical Clock 3 MOVQ JOYODAT Vertical Clock (quadrature) 4 M1V JOY1DAT Horizontal Clock 5 M1VQ JOY1DAT Horizontal Clock (quadrature)	+ Serial	Bit Name	Description
6 MIV JOYIDAT Vertical Clock 7 MIVQ JOYIDAT Vertical Clock (quadrature)	0 1 2 3 4 5 6 7	MOHQ MOV MOVQ M1V M1VQ M1V	JOYODAT Horizontal Clock (quadrature) JOYODAT Vertical Clock JOYODAT Vertical Clock (quadrature) JOY1DAT Horizontal Clock JOY1DAT Horizontal Clock (quadrature) JOY1DAT Vertical Clock

Bits 1 and 0 of each counter (Y1-Y0, X1-X0) may be read to determine the state of the related input signal pair. This allows these pins to double as joystick switch inputs. Joystick switch closures can be deciphered as follows:

Directions	 Pin#	Counter bits
Forward	1	Y1 xor Y0 (BIT#09 xor BIT#08)
Left	3	Y1
Back	2	X1 xor X0 (BIT#01 xor BIT#00)
Right	4	X1

NAME rev ADDR type chip Description
JOYTEST 036 W Denise Write to all 4 joystick-mouse counters at once.

Mouse counter write test data:

06 05 04 03 02 00 BIT# 15 14 13 12 11 10 09 08 07 01 JOYxDAT Y7 Y4 Y3 Y2 Х5 X4 Х3 X2 Y6 Y5 XXXXX7 Х6 XXXXJOYxDAT Y7 Y6 Y5 Y4 Y3 Y2 X7 Х6 Х5 Х4 Х3 X2 XXXXXX

NAME rev ADDR type chip Description

POTODAT h 012 R Paula Pot counter data left pair (vert, horiz) POT1DAT h 014 R Paula Pot counter data right pair (vert, horiz)

These addresses each read a pair of 8 bit pot counters. (4 counters total). The bit assignment for both addresses is shown below. The counters are stopped by signals from 2 controller connectors (left-right) with 2 pins each.

BIT# 12 11 10 09 08 07 06 05 04 03 02 01 00 15 14 13 Y4 Y3 Y2 Y1 Y0 Х5 X4 X2 Y7 Y6 Y5 X7 X6 Х3 X1 X0 RIGHT Y2 X2 LEFT Y7 Y6 Y5 Y4 Y3 Y1 Y0 X7 Х6 Х5 Х4 Х3 X1 X0

+	PAULA			
Loc.	Dir.	Sym	pin	pin
RIGHT RIGHT LEFT LEFT	Y X Y X	RX RX LY LX	9 5 9 5	33 32 36 35

With normal (NTSC or PAL) horiz. line rate, the pots will give a full scale (FF) reading with about 500kohms in one frame time. With proportionally faster horiz line times, the counters will count proportionally faster. This should be noted when doing variable beam displays.

NAME rev ADDR type chip Description

POTGO 034 W Paula Pot port (4 bit) bi-direction and data, and pot counter start.

NAME rev ADDR type chip Description POTINP 016 R Paula Pot pin data read

This register controls a 4 bit bi-direction I/O port that shares the same 4 pins as the 4 pot counters above.

amijoy.txt

BIT#	FUNCTION	DESCRIPTION
15 14 13 12 11 10 09 08 07-01	OUTRY DATRY OUTRX DATRX OUTLY DATLY OUTLX DATLX X START	Output enable for Paula pin 33 I/O data Paula pin 33 Output enable for Paula pin 32 I/O data Paula pin 32 Out put enable for Paula pin 36 I/O data Paula pin 36 Output enable for Paula pin 35 I/O data Paula pin 35 Not used Start pots (dump capacitors, start counters)
