ptrace. txt

 $\ensuremath{\mathsf{GDB}}$ intends to support the following hardware debug features of BookE processors:

```
4 hardware breakpoints (IAC)
2 hardware watchpoints (read, write and read-write) (DAC)
2 value conditions for the hardware watchpoints (DVC)
```

For that, we need to extend ptrace so that GDB can query and set these resources. Since we're extending, we're trying to create an interface that's extendable and that covers both BookE and server processors, so that GDB doesn't need to special-case each of them. We added the following 3 new ptrace requests.

1. PTRACE_PPC_GETHWDEBUGINFO

Query for GDB to discover the hardware debug features. The main info to be returned here is the minimum alignment for the hardware watchpoints. BookE processors don't have restrictions here, but server processors have an 8-byte alignment restriction for hardware watchpoints. We'd like to avoid adding special cases to GDB based on what it sees in AUXV.

Since we're at it, we added other useful info that the kernel can return to GDB: this query will return the number of hardware breakpoints, hardware watchpoints and whether it supports a range of addresses and a condition. The query will fill the following structure provided by the requesting process:

```
struct ppc_debug_info {
    unit32_t version;
    unit32_t num_instruction_bps;
    unit32_t num_data_bps;
    unit32_t num_condition_regs;
    unit32_t data_bp_alignment;
    unit32_t sizeof_condition; /* size of the DVC register */
    uint64_t features; /* bitmask of the individual flags */
};
```

features will have bits indicating whether there is support for:

2. PTRACE_SETHWDEBUG

Sets a hardware breakpoint or watchpoint, according to the provided structure:

```
struct ppc hw breakpoint {
         uint32 t version;
#define PPC_BREAKPOINT_TRIGGER_EXECUTE #define PPC_BREAKPOINT_TRIGGER_READ
                                             0x1
                                             0x2
#define PPC_BREAKPOINT_TRIGGER_WRITE
                                             0x4
         uint32 t trigger type;
                                         /* only some combinations allowed */
#define PPC BREAKPOINT MODE EXACT
                                                      0x0
#define PPC BREAKPOINT MODE RANGE INCLUSIVE
                                                      0x1
#define PPC BREAKPOINT MODE RANGE EXCLUSIVE
                                                      0x2
                                         第1页
```

```
ptrace. txt
#define PPC BREAKPOINT MODE MASK
                                                   0x3
        uint32 t addr mode;
                                       /* address match mode */
#define PPC BREAKPOINT CONDITION MODE
                                          0x3
#define PPC BREAKPOINT CONDITION NONE
                                          0x0
#define PPC_BREAKPOINT_CONDITION_AND
#define PPC_BREAKPOINT_CONDITION_EXACT
                                          0x1
                                                   /* different name for the same
                                          0x1
thing as above */
#define PPC BREAKPOINT CONDITION OR
                                          0x2
#define PPC BREAKPOINT CONDITION AND OR 0x3
#define PPC BREAKPOINT CONDITION BE ALL 0x00ff0000
                                                           /* byte enable bits */
#define PPC BREAKPOINT CONDITION BE(n)
                                           (1 << ((n)+16))
                                      /* break/watchpoint condition flags */
        uint32 t condition mode;
        uint64_t addr;
        uint64_t addr2;
        uint64 t condition value;
};
A request specifies one event, not necessarily just one register to be set.
For instance, if the request is for a watchpoint with a condition, both the
DAC and DVC registers will be set in the same request.
```

With this GDB can ask for all kinds of hardware breakpoints and watchpoints that the BookE supports. COMEFROM breakpoints available in server processors are not contemplated, but that is out of the scope of this work.

ptrace will return an integer (handle) uniquely identifying the breakpoint or watchpoint just created. This integer will be used in the PTRACE_DELHWDEBUG request to ask for its removal. Return -ENOSPC if the requested breakpoint can't be allocated on the registers.

Some examples of using the structure to:

- set a breakpoint in the first breakpoint register

- set a watchpoint which triggers on reads in the second watchpoint register

- set a watchpoint which triggers only with a specific value

```
ptrace. txt
                       = PPC_DEBUG_CURRENT_VERSION;
  p. version
                       = PPC BREAKPOINT TRIGGER READ;
  p. trigger type
                       = PPC BREAKPOINT MODE EXACT;
  p. addr mode
  p. condition mode = PPC BREAKPOINT CONDITION AND
PPC BREAKPOINT CONDITION BE ALL;
                       = (uint64_t) address;
  p. addr
  p. addr2
                       = 0;
  p. condition value = (uint64 t) condition;
 set a ranged hardware breakpoint
                       = PPC DEBUG CURRENT VERSION;
  p. version
                      = PPC_BREAKPOINT_TRIGGER_EXECUTE;
= PPC_BREAKPOINT_MODE_RANGE_INCLUSIVE;
= PPC_BREAKPOINT_CONDITION_NONE;
  p. trigger_type
  p. addr_mode
  p. condition mode
                       = (uint64 t) begin range;
  p. addr
```

3. PTRACE_DELHWDEBUG

p. condition value = 0;

p. addr2

Takes an integer which identifies an existing breakpoint or watchpoint (i.e., the value returned from PTRACE_SETHWDEBUG), and deletes the corresponding breakpoint or watchpoint..

= (uint64 t) end range;