```
gpio.txt
```

Every GPIO controller node must have #gpio-cells property defined, this information will be used to translate gpio-specifiers.

On CPM1 devices, all ports are using slightly different register layouts. Ports A, C and D are 16bit ports and Ports B and E are 32bit ports.

On CPM2 devices, all ports are 32bit ports and use a common register layout.

Required properties:

- compatible : "fsl, cpml-pario-bank-a", "fsl, cpml-pario-bank-b",
 "fsl, cpml-pario-bank-c", "fsl, cpml-pario-bank-d",
 "fsl, cpml-pario-bank-e", "fsl, cpm2-pario-bank"
- #gpio-cells: Should be two. The first cell is the pin number and the second cell is used to specify optional parameters (currently unused).
- gpio-controller: Marks the port as GPIO controller.

Example of three SOC GPIO banks defined as gpio-controller nodes:

```
CPM1_PIO_A: gpio-controller@950 {
          \#gpio-cells = \langle 2 \rangle;
          compatible = "fsl, cpm1-pario-bank-a";
          reg = \langle 0x950 \ 0x10 \rangle;
          gpio-controller;
};
CPM1 PIO B: gpio-controller@ab8 {
          \#gpio-cells = \langle 2 \rangle;
          compatible = "fsl, cpm1-pario-bank-b";
          reg = \langle 0xab8 \ 0x10 \rangle;
          gpio-controller;
};
CPM1_PIO_E: gpio-controller@ac8 {
          \#gpio-cells = \langle 2 \rangle;
          compatible = "fsl, cpm1-pario-bank-e";
          reg = \langle 0xac8 \ 0x18 \rangle;
          gpio-controller;
};
```