4xx/Axon EMAC ethernet nodes

The EMAC ethernet controller in IBM and AMCC 4xx chips, and also To operate this needs to interact with a ths the Axon bridge. special McMAL DMA controller, and sometimes an RGMII or ZMII In addition to the nodes and properties described below, the node for the OPB bus on which the EMAC sits must have a correct clock-frequency property.

i) The EMAC node itself

Required properties:

: "network" device type

- compatible

: compatible list, contains 2 entries, first is "ibm, emac-CHIP" where CHIP is the host ASIC (440gx,

405gp, Axon) and second is either "ibm, emac" or

"ibm, emac4". For Axon, thus, we have:

"ibm, emac-axon",

"ibm, emac4"

<interrupt mapping for EMAC IRQ and WOL IRQ> - interrupts : optional, if needed for interrupt mapping interrupt-parent

: <registers mapping> - local-mac-address : 6 bytes, MAC address

- mal-device : phandle of the associated McMAL node

- mal-tx-channel 1 cell, index of the tx channel on McMAL associated

with this EMAC

- mal-rx-channel 1 cell, index of the rx channel on McMAL associated

with this EMAC

- cell-index : 1 cell, hardware index of the EMAC cell on a given

ASIC (typically 0x0 and 0x1 for EMAC0 and EMAC1 on

each Axon chip)

: 1 cell, maximum frame size supported in bytes - max-frame-size

- rx-fifo-size 1 cell, Rx fifo size in bytes for 10 and 100 Mb/sec

operations. For Axon, 2048

- tx-fifo-size : 1 cell, Tx fifo size in bytes for 10 and 100 Mb/sec

operations.

For Axon, 2048.

: 1 cell, size of a fifo entry (used to calculate - fifo-entry-size

thresholds).

For Axon, 0x00000010

- mal-burst-size : 1 cell, MAL burst size (used to calculate thresholds)

in bytes.

For Axon, 0x00000100 (I think ...)

- phy-mode : string, mode of operations of the PHY interface.

Supported values are: "mii", "rmii", "smii", "rgmii", "tbi", "gmii", rtbi", "sgmii".

For Axon on CAB, it is "rgmii"

: 1 cell, required iff using shared MDIO registers

- mdio-device

(440EP). phandle of the EMAC to use to drive the

MDIO lines for the PHY used by this EMAC.

- zmii-device : 1 cell, required iff connected to a ZMII.

the ZMII device node

- zmii-channel : 1 cell, required iff connected to a ZMII. Which ZMII

channel or Oxffffffff if ZMII is only used for MDIO.

第 1 页

emac.txt

```
- rgmii-device
                          : 1 cell, required iff connected to an RGMII. phandle
                             of the RGMII device node.
                             For Axon: phandle of plb5/plb4/opb/rgmii
    - rgmii-channel
                           : 1 cell, required iff connected to an RGMII.
                                                                               Which
                             RGMII channel is used by this EMAC.
                             Fox Axon: present, whatever value is appropriate for
each
                             EMAC, that is the content of the current (bogus)
"phy-port"
                             property.
    Optional properties:
                           : 1 cell, optional, MDIO address of the PHY. If absent,
    phy-address
                             a search is performed.
    phy-map
                           : 1 cell, optional, bitmap of addresses to probe the PHY
                             for, used if phy-address is absent. bit 0x00000001 is
                             MDIO address 0.
                             For Axon it can be absent, though my current driver
                             doesn't handle phy-address yet so for now, keep
                             0x00ffffff in it.
    - rx-fifo-size-gige: 1 cell, Rx fifo size in bytes for 1000 Mb/sec
                             operations (if absent the value is the same as
                             rx-fifo-size).
                                             For Axon, either absent or 2048.
    - tx-fifo-size-gige: 1 cell, Tx fifo size in bytes for 1000 Mb/sec
                             operations (if absent the value is the same as
                             tx-fifo-size). For Axon, either absent or 2048.
                           : 1 cell, optional. If connected to a TAH engine for
    - tah-device
                             offload, phandle of the TAH device node.

    tah-channel

                            1 cell, optional. If appropriate, channel used on the
                             TAH engine.
    Example:
        EMACO: ethernet@40000800 {
                 device_type = "network";
compatible = "ibm, emac-440gp", "ibm, emac";
                  interrupt-parent = <&UIC1>;
                  interrupts = \langle 1c \ 4 \ 1d \ 4 \rangle;
                  reg = \langle 4000080070 \rangle;
                  local-mac-address = [00 04 AC E3 1B 1E];
                 mal-device = <&MALO>;
                 mal-tx-channel = \langle 0 1 \rangle;
                 mal-rx-channel = \langle 0 \rangle;
                  cell-index = \langle 0 \rangle;
                 max-frame-size = <5dc>:
                 rx-fifo-size = \langle 1000 \rangle:
                  tx-fifo-size = \langle 800 \rangle;
                 phy-mode = "rmii";
                 phy-map = \langle 00000001 \rangle;
                  zmii-device = <&ZMIIO>;
                  zmii-channel = \langle 0 \rangle;
        };
      ii) McMAL node
```

Required properties:

emac. txt

: "dma-controller" - device type

- compatible

: compatible list, containing 2 entries, first is "ibm, mcmal-CHIP" where CHIP is the host ASIC (like

emac) and the second is either "ibm, mcmal" or

"ibm, mcma12".

For Axon, "ibm, mcmal-axon", "ibm, mcmal2"

- interrupts : <interrupt mapping for the MAL interrupts sources:

> 5 sources: tx_eob, rx_eob, serr, txde, rxde>. For Axon: This is _different_ from the current

We use the "delayed" interrupts for txeob and rxeob. Thus we end up with mapping those 5 MPIC interrupts, all level positive sensitive: 10, 11, 32,

33, 34 (in decimal)

: < DCR registers range > - dcr-reg : if needed for dcr-reg - dcr-parent

: 1 cell, number of Tx channels - num-tx-chans : 1 cell, number of Rx channels - num-rx-chans

iii) ZMII node

Required properties:

- compatible

: compatible list, containing 2 entries, first is "ibm, zmii-CHIP" where CHIP is the host ASIC (like

EMAC) and the second is "ibm, zmii". For Axon, there is no ZMII node.

: <registers mapping> - reg

iv) RGMII node

Required properties:

: compatible list, containing 2 entries, first is - compatible

'ibm, rgmii-CHIP" where CHIP is the host ASIC (like

EMAC) and the second is "ibm, rgmii". For Axon, "ibm, rgmii-axon", "ibm, rgmii": <registers mapping>

- reg

: as provided by the RGMII new version register if revision

available.

For Axon: 0x0000012a