

→ (Short Notes + Practice Questions)

OPERATING SYSTEMS (OS)

21/06/2021

by Dr. Khaleel Khan

Email: {Khaleelrikhan@gmail.com}

Pre-Requisite:

→ COA

→ Data Structures

→ Programming language (C/C++)

{ Preparation of Notes }

✓ Long

(detailed
Notes)

Short Notes

(end-of-
course)

Revision

MSQ

Text-Books:

* 1) O.S Concepts - Galvin (9th Ed.)


2) O.S - Stallings

3) Mod. OS - Tanenbaum

Preci
Notes
in
PSC
Materials

Teaching Schedule :

- ✓ 1. Introduction & Background
- ✓ 2. Process Management: Major
 - (to) - Process Concepts ✓ (CPU)
 - (*) - CPU Scheduling
 - (**) - IPC & Synchronization Coordination
 - Concurrency
 - (*) - Deadlocks
 - Threads



3. Memory Subsystem

- Addressing vs Capacity Mem
- Abstract view of Memory
 - Loading, linking & Address Binding
 - (*) Basic Techniques

(**) Virtual Memory

- 4. File Systems & Device Management
- Interface IO
- (*) - Implementation Aspects
- (*) - Disk/IO Scheduling

{ GATE + Interview + other Exams }

Job Higher
Studies

Problem Solving : Theoretic Foundations + Typical Questions + C.R.P
Hit Ratio: 99.99%.

Essential
Handout

(Volume I)
(Exercises)

Prepare in Worst Case + Best Case in Exam

www.KhalidKhan.info

+ Solt & Bayler

Test Series:
after Completing the Subject:

I am going to start from scratch
What is OS

{ Time Management }
To Know Your Preparation of topics
(Depth + Breadth) →
(Peer Comparison) X
(Water Wave House) X
Big Data

What is an OS:


- is an interface between user and Hardware
- control Program(s); Control S/W (System S/W)
- Resource Manager \leftarrow Allocating, Protecting,
deallocating
- Set of utilities to simplify application development.
 $(\text{pm}; \text{mn}; \text{fn})$
- Acts like a government;

Resource \leftarrow H/W: CPU; Memory; I/O; Registers, clock, - - -


S/W: Files (System) like Device Driver; Semaphores,
Monitors, pipes, signals, Messages, - - -

OS is a Service Provider and users | applications | programmers
are Service users.)

Interface b/w user & H/W



John-Von Neumann



{C.U} generation of Timing/Control Signals:

Sequencing of Micro-operations (M-ops)

$$\text{Ex: } a = b + c \rightarrow \left\{ \begin{array}{l} \text{Load } R_1, b \\ \text{Load } R_2, c \\ \text{Add } R_1, R_2, a \\ \text{Store } a, R_1 \end{array} \right\}$$

Arith
logical
data Transfer
R-R
R-M
Architecture

operations that are performed on the data stored in registers, during a single CPU (clock cycle)

As per Von-Neumann architecture all Sec. Storage devices are treated as I/O-devices

Memory < Primary (Main) : RAM / Rom / Cache / Registers : Faster
 Secondary (Auxiliary) : disk (P.Ds | Disks) / Tapes / Cartridges : Slower

(i) Speed : order of access-time of M.M : ns (10^{-9} s)
 " " " " " S.S : ms (10^{-3} s)

(ii) Cost : M.M is costlier


(iii) Size : Sec. Storage is larger size : (TB)
 Mem Memory " order : (GB)

(iv) Persistence : P.M is volatile (except Rom) \rightarrow Boot Loader (Booting of O.S)
Volatility S.M is Non Volatile

The basic objective of O.S as an interface environment / platform (Using the H/w) to & its users / application is to provide an

$$\begin{aligned} \text{ns} &\rightarrow 10^{-9} \\ \text{ms} &\rightarrow 10^{-3} \\ \mu\text{s} &\rightarrow 10^{-6} \\ \text{TB} &\rightarrow 10^{12} \\ \text{GB} &\rightarrow 10^9 \\ \text{MB} &\rightarrow 10^6 \\ \text{KB} &\rightarrow 10^3 \end{aligned}$$

Interface



Interface L1

Command Interpreter

for Programmers: OS - Programmers interface: System Call interface

WIN
GUI based: Desktop (app)

Term based: Shell (\$; c; >)
(DOS | UNIX) → fork()

→ Each Computer Architecture has its own Computing Model:

∴ The Computing Model of Von-Neumann

Architecture is: Stored Program Concept

(WIN + UNIX + UNIX + MAC):

↓
IO

Architecture

Comp. Model

Firing Control

(Sequential Flow)

other Architectures

Harvard;

R.T. Arch;

Multi processor;

Distributed;



Cell phone;

Android

OS; WIN; Symbian

CPY

u-A



Disk

Note: (Architecture changes
OS (design) changes)

→ None of the given definitions are complete:

↳ same diff. People working in
diff. environments view O.S.
differently.

Functions & Goals :

Carry out

- A → Convenience (user friendly)
- B → Efficiency (effective utilitzg of resources)
- C → Portability (run across diff. platforms)
- Scalability (Ability to evolve)
- Robustness (Strong enough to bear error)
- Reliability


Q) Which of the following should be primary goal of O.S.?


Ex- RTOS : { VxWorks }
(NASA)

Kid :- Games
Cartoons

Sec : Data
Mng
Tech : Sp. devices
1st yr : C/C++ Prog.
2nd : Sys. Call Prog.
Soft Prog.

dev. O.S





Appl. Computing domains:

- Adv. domains →

 (i) Person computing : (Desktop & Laptops): home / office : Convenience

 (ii) Real Time Systems: [Efficiency + Reliability + Real-time]

 (iii) Distributed " : efficiency + Scalability

 (iv) Peer-peer Cellular "

 (v) (Mobile Computing): Convenience + efficiency (Power)

Types of O.S: (Von-Neumann Architecture)

Generations

(Evolutionary Perspective)

1. 1st Gen (1930-40's): No O.S (Card Readers & Punch Cards)

2. 2nd Gen (1940-50's): No O.S (Mag. Tapes)

↳ Batch Processing


3. 3rd Gen (1950-60's): { Disk Technology } (chips) P.C
 (HD + FD) (OS - Concept)

1) Uniprogrammed 2) Multi programmed

4. 4th Gen (Present): OS for Handheld devices + Adv. Architecture

122/6/2021
En: DOS


Uniprogramming vs Multiprogramming: "ability of OS to manage multiple ready to run programs in Memory."




; OS Capable of Managing a single program in Memory.

one Program in Memory is not sufficient to keep the CPU Busy all the time
∴ ineffective utiliz. of CPU (Wastes of CPU)

"ability of OS to manage multiple ready to run programs in Memory."



Types of Multiprogramming



To Study the design of a PreEmptive based M.Pr.O.S, that can run on V.N Architect.

Multi-Tasking: PreEmptive based M.Pr.O.S; in WIN


UNIX: (program)

(Program = Task
= APP)


Architectural Requirement for Impl. a M.Pr.O.S: (V.N Architect.)
H/W

✓ (i) IO (Sec. Storage devices); D.M.A (Direct Memory Access) 


✓ (ii) Memory: Address Translation



Dual Mode operation:



Mode-Shifting: → O.S is a Service Provider
→ users are Service users




"Many a times it become necessary to shift the mode from U → K in order to avail O.S services & then shift the Mode back from K → U "

Mode Shifting: is facilitated thru System call → interrupt (S/w)



1. $a = 1$; Load R1, a 5. printf("%d", k);
 2. $b = 2$; }
 3. $c = a + b$;
 4. $f(c)$; → BSA -;


6. $\underline{fork()}$; → SVC -;





SVC: Supervisory Call:

BSA: (Branch & Save addrs)

ISR: int Service routine



M.M



Process Management | Subsystem:

1. Process Concepts: (*)


Program vs Process:

(•ene)

Instructions + Data

Ex:
 $\text{int } a, b, c;$
 {
 a=1;
 b=2;
 c=a+b; }
 Load
 Load
 Add
 Store

Static Dynamic
 → Fixed Size : Size is Variable
 → Allocation : alloc. @ R.T (Heap)
 : C.T X
 : L.T:
 (Before R.T)



↳ Program in execution. (in Memory & utilizing resources)

```
main() static static
{
    int a, b, *p, n;
    int A[n]; dynamic Array
    Scanf(" %d", &n);
    p=(int *) malloc(sizeof(int)*n);
}
```

Process

→ Program in execution

UNIX / LINUX

→ Instance of a Program

→ unit of CPU utilization

→ Active entity

→ Locus of control (of OS)

→ Animated Spirit

→ is in Memory

Prog vs Process
class vs object

object



WIN

Task

TM

Program

: class

→ is passive

→ is on disk

UNIX / LINUX

ls - list

ps

TOP: list of
processes

Process

Load in Memory disk



1 Process

many
Process
{ function }


How does O.S developer view Process:

→ as an A.D.T (Abstract data type)

<Defn ; Repr ; operations ; Attributes>

Process Structure :

Impl. (i)



- Create: Res-alloc
- Schedule: onto CPU
- Block: for IO
- Suspend: onto disk
- Terminate: Res-Dealloc

↓
Ops are implemented by
O.S on behalf of users

Process Attributes (Characteristics / Properties):

- (i) Identification related: Pid; PPid; gid
- (ii) CPU related: State; Type; Priority; PC; General Register Set
- (iii) Mem related: Size (bytes); Limits
- (iv) File related: list of open files + standard files (Stdin, Stdout, Stderr) → KBD Monitor
- (v) Device related: list of open devices → Monitor
- (vi) Accounting: BT (Burst time); AT (Arrival time)

Attribute values are kept in a Table known as

P.C.B (Process Control Block)
Process descriptor

- The ptr to PCB is used to create a list {R-D} {B-D}
- Each process during its lifetime is associated with its own PCB;
- PCB is just like Aadhar card of the process.

Process control Block

Pid, gid	...	→ pointer to next PCB
State	Type	
Prio	PC	
Reg-set	Size	
Mem.	Files	
..	..	




Content switching


Volume of info in PCB is known as: {CONTEXT}

Process Content (Environment)

Process States and State Transition Diagram:



- As long as Process is in Ready, Running, & Block States - it is in Memory.
- Many a times it become necessary for the O.S to Swap-out Roll-out the Process from memory onto Disk (Temporily)
- Process can get suspended from Ready, Running & Block States




* State-Transition Diagram:




F·A
D ND

event
Satisfaction




Note: Resource Preemption of a Process in Ready State Causes the Process to get Block.

Scheduling Queues :



State - Queuing diagram:



LTS is suppose to control degree of
M. Pv

(No. of Process in the System)


< OS - Machine Diagram >

Schedulers & Dispatcher:

- (i) Long Term Scheduler (LTS) : $N \rightarrow R$
- (ii) Short Term " (S TS) : $Rd \rightarrow Run$
CPU Scheduler
- (iii) Medium Term " (M TS) : Susp & Resv
Swapper

Dispatcher: Carries out the activity
of Context-Switching

Content-Switching (CS): Act of Saving & Loading the PCBs of Processes from & to RD/RD etc is Content-Switching that happens during a Process switch on CPU.



{ Content-switching time (dispatch latency) }
↓

overhead
($t_1 + t_2$)

The state of CPU during content-switching is Busy (with work)

01. Consider a System having 'n' CPUs ($n \geq 1$) and 'k' Processes ($k > n$). Calculate lower bound and upper bound of the number of Processes that can be in the Ready, Running and Block states.

02. Consider the following statements about process state transitions for a system using preemptive scheduling

- a) I. A running process can move to ready state ✓ : Pre ✓
- b) II. A ready process can move to running state ✓ ; Sch ✓
- c) III. A blocked process can move to running state : X
- d) IV. A blocked process can move to ready state. : ✓

Which of the above statements are TRUE?

- (a) I, II and IV only
- (b) I, II, III and IV
- (c) I, II and III only
- (d) II and III only

(a, b, d)

MSQ

{ Key-oriented Approach }

Binary ✓ X

State	L.B	U.B
Ready	0	K
Running	0	n
Blocked	0	K

$$\frac{n=1}{K=3}$$



RD \rightarrow [P₁, P₂, P₃]

User
Processes

(CPU
BPK)

1 CPU - 1 CPU

while (1)

switch (cond)

{ Case I : ... }

Case II : ...

Case III : ...

[P₁ P₂ P₃] BQS

OS is event driven


2) CPU Scheduling (Process Scheduling) [Design of S.T.S CPU Scheduler]

(Function): It runs on R.Q. to decide (using criteria) which Ready Process should run next onto CPU. Using the criteria it implements the CPU Scheduling Algo.

Goals:


- Max. CPU utilization (Mark of Throughput: No. of Processes completed Per unit time)
- Min. waiting time (W_i), Turn-Around-Time (TAT_i), Response-time (RT_i)
- Fair (unbiased)

Process-times:



Process-timing-diagram:

(Pri_i):



$$\text{Total BT} = \underline{t_1 + t_2 + t_3}$$

→ Arrival-time (AT): \rightarrow Completion-time (CT)

→ Waiting-times (WT): $(W_{T1} + W_{T2} + W_{T3})$

→ Turn-Around-Time (TAT): $CT - AT$ ✓ (1)

→ Waitingtime = $TAT - (BT + I_{OBT})$ ✓ (2)

$$\text{if } I_{OBT} = 0 \quad \underline{WT = TAT - BT}$$

→ Scheduling-time ($S-T$)

→ Burst-time (BT)

→ I/O-Burst-time (I_{OBT})

Frame-work

n : no. of Processes

A_i : AT of P_i

X_i : BT of P_i

φ_i : JOSI of P_i

C_i : CT of P_i


1,2,3

$$n = 3$$

=

$$\text{No. of Schedules} = [n] \\ (\underline{n \cdot R})$$

$$\text{No. of Schedules} \\ \text{for Pr. Scheduly} = \infty$$



$$(i) \bar{TAT}(P_i) = (C_i - A_i); \quad \text{Av. } \bar{TAT} = \frac{1}{n} \sum_{i=1}^n (C_i - A_i)$$

$$(ii) \bar{WT}(P_i) = (C_i - A_i) - (X_i + \varphi_i); \quad \text{Av. } \bar{WT} = \frac{1}{n} \sum_{i=1}^n (C_i - A_i) - (X_i + \varphi_i)$$

$$(iii) \boxed{\text{Schedule-length } (L) = \text{Max } (C_i) - \text{Min } (A_i)}$$

$$(iv) \boxed{\text{Throughput } (M) = \frac{n}{L}}$$

$$\frac{n}{L}$$

$$\frac{n}{L} - 1$$

Let δ : denote context-switch time b/w processes
(Scheduling overhead)

(v) Response Time (R.T.):

(The time of admitting the request by the user to the time @ which it starts producing results (response))

CPU Scheduling Techniques:

(i) First Come First Served (FCFS):

Sel. Criteria: $A.T$

Mode of opn: Non-Pr

Conflict resolution: {lower Pid}

Assumptions:

- (i) Time is in clock-ticks
- (ii) Context-Switch overhead is negligible ($\delta = 0$)
- (iii) JOBTs of processes is zero
(all processes are CPU-bound)


$$\begin{aligned} TAT &= C.T - A.T \\ WT &= TAT - RT \end{aligned}$$

$$L = 17 ; \quad \text{Av. TAT} = \frac{40}{5} = 8$$

$$\text{Av. WT} = \frac{23}{5} = 5 \overset{4.6}{=} \underline{\underline{}}$$


J. No	A.T	B.T	C.T	TAT	WT
1	0	3	3	3	0
2	0	2	5	5	3
3	0	5	10	10	5
4	1	1	11	10	9
5	5	6	17	12	6

Gantt chart



R.Q: $\boxed{P_1 P_2 P_3 P_4 P_5}$

$$\begin{array}{l}
 \text{P.No} \quad \underline{A\cdot T} \quad \underline{B\cdot T} \quad \underline{C\cdot T} \quad \underline{TAT} \quad \underline{W\cdot T} \\
 \hline
 1 - 2 - 1 \\
 2 - 4 - 2 \\
 3 - 8 - 1 \\
 4 - 10 - 5 \\
 5 - 12 = 3 \\
 6 - 15 - 6
 \end{array}$$



R.Q $\boxed{P_1, P_2, P_3; P_4; P_5 \underline{P_6}}$

$$\text{Av-TAT} = 4$$

$$\text{Av-WT} = 1$$

$$L = 24 - 2 = 22$$

$$\underline{W\cdot T}(P_1, P_2, P_3, P_4) = 0$$



$$L = 6/22$$

$$\% \left(\text{CPU Idle time} / L \right) = \frac{4}{22} = 18\%$$

3)

P.No	A.T	B.T
1	5	2
2	3	2
3	20	1
4	2	1
5	15	3
6	5	3

↓
granted A.T




$$TAT = CT - AT$$

$$WT = TAT - BT$$

$$WT = TAT - (BT + \delta)$$

4) Assume CPU Scheduling overhead is non negligible: $\delta = 1$

P.No	A.T	B.T	TAT	WT
1	0	3	4	1
2	2	5	8	3
3	8	1	11	3




\rightarrow FCFS with non-negligible CPU-Scheduling overhead and non-zero I/O times
; Assume Concurrent I/O: ✓

$$\delta = 0$$

P.No A.T (B.T; I.O.T; B.T)
1 - 0 - (3; 10; 4)
2 - 1 - (1; 2; 3)
3 - 4 - (1; 4; 2)

repeat
with $\delta = 1$

R.Q.: $\boxed{\overbrace{P_1 \ P_2 \ P_3 \ P_2 \ P_3 \ P_1}^{\text{W.T.}}}$
 $\boxed{W.T. = TAT - (B.T + I.O.T)}$




$$L = 17$$

$$\therefore \left(\frac{\text{CPU-Gd. time}}{L} \right) = \frac{3}{17}$$

$$\text{DO } \boxed{P_2 \ P_1}$$

Non-Conc. I/O
(only one I/O device)

$$\begin{aligned} TAT(P_1) &= 17 - 0 = 17 \\ TAT(P_2) &= 9 - 1 = 8 \\ TAT(P_3) &= 11 - 4 = 7 \end{aligned}$$




$\overline{P}_{\text{No}} \quad \overline{A} \cdot \overline{I} \quad \left(\overline{B} \cdot \overline{I}; \overline{IO} \cdot \overline{I}; \overline{B} \cdot \overline{I} \right)$
 1 - 0 - (3; 10; 4)
 2 - 1 - (1; 2; 3)
 3 - 4 - (1; 4; 2)

$S = 1$

R.Q: $\boxed{P_1; P_2; P_3; P_4; P_5; P_6}$

25/6/2021




$TAT = (B \cdot I + IO \cdot I + S)$

$11 = (4+2+2 \cdot 8)$

(3) ✓

$$WT = TAT - (B \cdot I + IO \cdot I + C \cdot S) \quad \checkmark$$

$C = \text{No. of CPU-Bursts}$



$TAT(P_2) = 12 - 1 = 11 \quad \checkmark$
 $W.T(P_2) = 3 + 0 = 3 \quad \checkmark \quad (\text{from G.o.C})$

$$\therefore \left(\frac{CPU - \text{ovhd}}{L} \right) = \frac{6}{20} = 30\% \quad \checkmark$$


∴ CPU-efficiency = 70%

03. Consider three Processes P₁, P₂, P₃ arriving in the Ready Queue at time 0 in the order P₁, P₂, P₃. Their service time requirements are 10, 20 & 30 units respectively. Each Process spends 20% of its Service time on I/O followed by 70% of its Service time on Computation at CPU and last 10% on I/O before completion.

Assuming Concurrent I/O and negligible Scheduling Overhead. Calculate for FCFS Scheduling

- (i) Average TAT of Processes
- (ii) % CPU idleness

$$\begin{array}{l}
 \underline{\delta = 0} \\
 \begin{array}{ll}
 \text{P.No} & \text{A.T} \quad (\text{IOBT}; \text{BT}; \text{IOBT}) \quad \text{S.T} \\
 1 & 0 - (2; 7; 1) \quad 10 \\
 2 & 0 - (4; 14; 2) \quad 20 \\
 3 & 0 - (6; 21; 3) \quad 30
 \end{array} \\
 \langle \overset{0}{\text{BT}}; \overset{0}{\text{IOBT}}; \overset{0}{\text{BT}}; \overset{0}{\text{IOBT}}; \overset{0}{\text{BT}} \rangle
 \end{array}$$




P.No	A.T	(I _{0BT} ; B.T; I _{0BT})	S.T
1 - 0 - (2 ; 7 ; 1)			10
2 - 0 - (4 ; 14 ; 2)			20
3 - 0 - (6 ; 21 ; 3)			30

$$\delta = 1$$

R.Q: X X P₃ X P₁ P₂ P₃ P₁ P₂ P₃

Q: The data structure used for Impl. of R.Q in FCFS Scheduler is FIFO-Q;




2) Shortest Job First (SJF)/Shortest Process Next (SPN)

Sel. criteria: Burst Time (B.T)
 Mode of operation: Non-pre
 Conflict resolution: Lower Pid


"Select the process with least B.T and schedule the process onto CPU & complete"

R.Q : P₁ P₂ P₃ P₄ P₅

P.No	A.T	B.T
1 - 0 - 4		
2 - 0 - 3		
3 - 0 - 2		
4 - 2 - 1		
5 - 5 - 2		



P.No	A.T	B.T
x1 - 5 - 4		
x2 - 6 - 2		
x3 - 7 - 1		
x4 - 12 - 2		
x5 - 2 - 3		
x6 - 10 - 2		



3) Shortest Remaining Time First (SRTF) | Preemptive SJF


Sel. criteria: BT

Mode of opn: Preemptive


Conflict Resl: Lower Pid

Note: Preemption of running process is based on the arrival/availability of a strictly shorter process

P.No	A.T	B.T
1	0	10
2	1	8
3	2	7
4	3	5
5	7	1





S.J.F:




$$\begin{aligned}
 2) \quad & \underline{\text{P.No}} \quad \underline{\text{A.T}} \quad \underline{\text{B.T}} \\
 & 1 - 1 = \cancel{12} \cancel{11} \\
 & 2 - 2 = \cancel{10} \cancel{8} \\
 & 3 - 4 = \cancel{8} \cancel{5} \cancel{4} \\
 & X^4 - 5 = \cancel{1} \cancel{2} \\
 & X^5 - 7 = 2 \\
 & X^6 - 8 = 1 \\
 & X^7 - \cancel{13} = 2
 \end{aligned}$$

S.R.T.F:



3)


P.No	A.T	B.T
1 - 0	-	100
2 - 25	-	50
3 - 50	-	20



$\delta = 0$

$$\frac{\text{Av.TAT}}{\text{Av.WT}} \propto \frac{d}{C}$$

S.J.F:



$$\text{Av.TAT} = 105 \checkmark$$

Challenge Q:

For what values of δ , that avg. TAT of SRTF continues to be less than avg. TAT of SJF; $|0 < \delta \leq x|$

(For what range of values of δ , $0 < \delta \leq x$, that SRTF continues to perform better than SJF w.r.t Av.TAT)

$$\begin{array}{l}
 \text{P.No} \quad \underline{\text{A.T}} \quad \underline{\text{B.T}} \\
 1 - 0 - \cancel{100} \underline{95} \\
 2 - 25 - \cancel{50} \underline{45} \\
 3 - 50 - \underline{20}
 \end{array}$$

$\delta = 20$;

SRTF

AV-TATI = 146.6

CP4

δ	P_1	δ	P_2	δ	P_3	δ	P_2	δ	P_1
0	20	25	45	50	70	90	110	155	175

270

$$\delta = 10$$

$0 \leq \delta < x$

$x = ?$

S.I.F

AV-TATI = 145

CP4

δ	P_1	δ	P_3	δ	P_2
0	20	120	140	160	180

230

4) Longest Remaining Time First: (LRTF):

Criteria: B.T

Mode: Preemptive


Jie
breaking
rule

"In Case of a tie b/w processes w.r.t B.T
then favor the process having
lower Pid"

P.No	A.T	B.T
1 - 0 -	8	4 8 X 1
2 - 0 -	1	5 8 X 1
3 - 0 -	2	1

RQ | 8 4 2
P1; P2; P3

Av.TAT (LRTF): 13 | 11 3 3 | 12 6 6




$$\text{Av.TAT} = \frac{12 + 13 + 14}{3} = 13$$

2) P.No A.T B.T
 1 - 0 - ~~2.1~~

2 - 0 - ~~4.8.2.1~~

3 - 0 - ~~8.1.8.2.1~~

L.R.T.F :



Q) The Ready Queue is implemented
using Priority Q & S, in SJF Scheduler;



$$AV-FTAT = \frac{12 + 13 + 14}{3}$$

13 ✓

Performance of SJF:

: Always Favors Shorter Processes



Optimal
(Ideal)
Algo.

Advantage

→ Since More Processes are completed in a duration of time, hence it leads enhanced Throughput

→ Reduces Av. TAT & Av. WT

Drawback

→ Starvation to Longer Processes

SJF has a practical limitation

It is non-impl.

$[P_i \ P_j \ P_k]$ | R &

t



CPU

Reasons for SJF

Benchmark to compare it with other Algo.'s

Impl. it with Predicted BT's

Since BT's are not known a priori, hence SJF is non-impl.

Exponential Averaging Technique / Aging Algorithm

Let P_i : Process
 t_i : Completed B.T
 \tilde{T}_i : Predicted B.T
 \tilde{T}_{n+1} : Next Pred. CPU R.T

$\tilde{T}_{n+1} \Rightarrow$ we completed 'n' B.Ts

$\tilde{T}_1 = \text{Initial condition}$

$F(n) = n \times F(n-1)$
 $F(0) = 1$

Factorial \tilde{T}_n

$$\tilde{T}_{n+1} = \alpha t_n + (1-\alpha) \tilde{T}_n \quad (1)$$

$$\tilde{T}_n = \alpha t_{n-1} + (1-\alpha) \tilde{T}_{n-1} \quad (2)$$

$$\tilde{T}_{n-1} = \alpha t_{n-2} + (1-\alpha) \tilde{T}_{n-2}$$

$$\begin{aligned}\tilde{T}_{n+1} &= \alpha t_n + (1-\alpha) [\alpha t_{n-1} + (1-\alpha) \tilde{T}_{n-1}] \\ &= \alpha t_n + \alpha(1-\alpha) t_{n-1} + (1-\alpha)^2 \tilde{T}_{n-1} \quad (2) \\ &= \alpha t_n + \alpha(1-\alpha) t_{n-1} + \alpha(1-\alpha)^2 t_{n-2} + (1-\alpha)^3 \tilde{T}_{n-2} \quad (3)\end{aligned}$$

$$0 \leq \alpha \leq 1 \quad T_1 = \text{given}$$

→ Recurrence

\tilde{T}_1

Q) Consider a System Using exp. avg. Technique for Predicting next CPU B.T of Pri; The previous sum of Pri generated B.T's in the order $\frac{t_1+t_2+t_3+t_4}{4, 8, 16, 10}$. Assuming $\tilde{T}_1 = 10$ & $\alpha = 0.5$, Predict Next CPU B.T of Pri;

$$\begin{aligned}\tilde{T}_5 &= 0.5(t_4) + 0.5(\tilde{T}_4) \\ &= \frac{1}{2}(t_4 + \tilde{T}_4) = \frac{1}{2}(10 + \tilde{T}_4) = \frac{24.75}{2} = \cancel{10.625} \quad \checkmark\end{aligned}$$

(10.875)

$$\tilde{T}_4 = \frac{1}{2}(t_3 + \tilde{T}_3) = \frac{1}{2}(16 + \tilde{T}_3) = \frac{23.5}{2} = \underline{\underline{14.75}}$$

$$\tilde{T}_3 = \frac{1}{2}(t_2 + \tilde{T}_2) = \frac{1}{2}(8 + \tilde{T}_2) = \underline{\underline{7.5}}$$

$$\tilde{T}_2 = \frac{1}{2}(t_1 + \tilde{T}_1) = \frac{1}{2}(4 + 10) = \underline{\underline{7}}$$

OS Service
— (M/m)

5) Highest Response Ratio Next (HRRN):

Sel. Criteria: Response Ratio = $\left(\frac{W + S}{S} \right)$

Mode of opn: Non-Pre

P.No	A.T	B.T
1	0	3
2	2	6
3	4	4
4	6	5
5	8	2

$t_q:$

$$RR_3 = \frac{5+4}{4} = 9/4$$

$$RR_4 = \frac{3+5}{5} = 8/5$$


$$RR_5 = \frac{1+2}{2} = 3/2$$

27/6/2021


\Rightarrow Not only favors shorter process but also limit the waiting time of longer process.

S = Service time (B.T) favors shorter process
Starts to longer

S.J.F:



HRRN:



$t_{13}:$ $RR_1 = \frac{7+5}{5} = 12/5$

$RR_5 = \frac{5+2}{2} = 7/2$

6) Priority based Scheduling :

Selection Criteria: Priority

Mode of opn : N.Pri | Pr


Conflict Resoln : Lower Pri

It works exactly like SJF. Except that it looks @ Priority instead of B.T.


<Process with higher Priority runs always>

Non-preemptive Ratio

Prio	P.No	A.T	B.T
4	- 1 - 0 - 2		
6	- 2 - 1 - 1		
8	- 3 - 2 - 3		
7	- 4 - 3 - ↑		
12	- 5 - 5 - 5		




Premptive Priority:




P.No	P.No	A.T	B.T
5	-1	2	4
7	-2	4	8
7	-3	8	6
9	-4	7	5
8	-5	6	2
5	-6	10	3
10	-7	12	4

Non-Pr-Prio:



Re-priority:



$$\text{Priority} = f(\text{Type, Size, Resources, ...}) = \text{integer}$$


Static → Aging Algorithms

Dynamic → Priority increases
@ regular interval of times

→ Lower Priority
Processes may get starved.

04. Consider a System Preemptive Priority based Scheduling with 3 Processes P1, P2, P3 having infinite instances of them. The instances of these Processes arrive at regular intervals of 3, 7 & 20 ms respectively. The priority of the Process instances is the inverse of their periods. Each of the Process instance P1, P2, P3 consumes 1, 2 & 4 ms of CPU time respectively. The 1st instance of each Process is available at 1 ms. What is the Completion time of the 1st instance of Process P3?

R.Q: $\{P_1, P_2, P_3, P_1, P_2, P_2, P_1\}$




Prio	P.No	A.T	B.T	Period	Instances
$\frac{1}{3}$	1	1	1	3	$\{4, 7, 10, 13, \dots\}$
$\frac{1}{7}$	2	1	2	7	$\{8, 15, \dots\}$
$\frac{1}{20}$	3	1	4	20	$\{21, \dots\}$

6) Round Robin: (R.R) : Used for M.PY time shared O.S
 Sel. criteria: $\frac{\text{AT} + \text{Time Quantum}}{\text{Slice}}$ (TQ) "Preemption of running process is based on completion of time quantum"
 Mode of opn: Preemptive \langle Preemptive FFS \rangle

P.No	<u>AT</u>	<u>BT</u>	<u>TQ = 2</u>
1	0	4	
2	2	5	
3	3	3	
4	5	2	

R.Q: [P1; P2; P1; P3; P2; P4; P3; P2 : FIFO]



$$\text{Av. TAT} =$$

$$\text{Av. W.T} =$$

P.No A.T B.T

1 - 0 - 6

2 - 4 - 5

3 - 2 - 7



4 - 1 - 2

5 - 8 - 5

TQ=3


"New Processes & Preempted Process will be added @ the back of the Queue"

R.Q: P₁; P₄; P₂; P₁; P₂; P₅; P₃; P₂; P₅; P₃




P.No A.T $\langle BT; JobT; BT \rangle$ $TQ=2$
 1 - 0 - $\langle 3; 8; 4 \rangle$
 2 - 1 - $\langle 1; 15; 2 \rangle$
 3 - 3 - $\langle 4; 10; 3 \rangle$

Performance of Round Robin:



R.Q: $\langle P_1; P_2; P_1; P_3; P_2; P_1; P_2; P_3; P_4; P_3; P_4 \rangle$




$$CPUM = \frac{0.4}{8 \cdot 4} = \frac{4}{84} = Y_{20} = \underline{\underline{S}}$$

$$\left\{ S = 2 \right.$$

$$\left\{ TQ = 0.1 \right.$$




P.No	A.T	B.T
1 - 0	- 4	
2 - 0	- 5	
3 - 1	- 2	
4 - 2	- 3	



06. Consider a System with 'n' Processes arriving at time 0^+ with substantially large Burst Times. The CPU scheduling overhead is 's' seconds, Time Quantum is 'q' seconds. Using Round Robin scheduling, what must be the value of Time Quantum 'q' such that each Process is guaranteed to get its turn at the CPU exactly after 't' seconds in its subsequent run on CPU.

$$s = \underline{q}; TQ = qV = ?$$

$$n=5; \langle \underline{p_1 \dots p_5} \rangle p_1$$



6(a) $qV \leq \left(\frac{t - ns}{n-1} \right)$: atleast once within 't' (inclusive)

6(b) $qV \geq \left(\frac{t - ns}{n-1} \right)$: atleast every 't'
units, process gets
a chance in
subsegment turn

$$\boxed{t - ns = (n-1) \cdot qV} - \textcircled{1}$$

Total overhead


$$\boxed{\therefore qV = \left(\frac{t - ns}{n-1} \right) - \textcircled{2}}$$

exactly after 't'

07. Consider a System using Round Robin Scheduling with 10 Processes all arriving at the time 0. Each Process is associated with 20 identical Request. Each Process request consumes 20 ms of CPU time after which it spends 10 ms of time on I/O, thereafter initiates subsequent Request. Assuming Scheduling Overhead of 2 ms and Time Quantum of 20 ms. Calculate

- Response time of the 1st request of the 1st Process
- Response time of the 1st request of the last Process
- Response time of the subsequent request of any Process.

a) 22 ms ✓
 b) $10 \cdot (2 + 20) = 220 \text{ms}$ ✓
 c) 210 ms ✓




13. Consider the following four processes with arrival times (in milliseconds) and their length of CPU bursts (in milliseconds) as shown below:

Process	P1	P2	P3	P4
Arrival time	0	1	3	4
CPU burst time	3	1	3	<u>Z+2</u>

These processes are run on a single processor using preemptive Shortest Remaining Time First scheduling algorithm. If the average waiting time of the processes is 1 millisecond, then the value of Z is 2

$$\text{SRTF: } \text{Av. W.T} = \underline{\underline{1ms}}$$

$$\text{Case I: } Z \leq 3$$




$$\begin{aligned} TA_1 &= Z+7-3 = (Z+4) \\ &= Z+4-3 \\ &= Z+1 \end{aligned}$$

$$\text{Av.WT} = \frac{1+0+(Z+1)+0}{4} = 1$$


$$Z+1 = 4$$

$$\therefore Z = 2 \checkmark$$

$$\text{Case II: } \underline{\underline{Z > 3}}$$



f) Multi-Level Queue Scheduling:




Single Ready Queue

→ Search Time / Iteration time
is needed.

→ one Scheduling Technique


Multi-Level Q (MLQ)



* Diff. Scheduling Techniques

* Processes lying in low-level
queues will be subjected to
suffer from starvation

Multi-Level Feedback Q




More Inter. than MLQ

* Values of TQ are
set in such a way
that corresponding level
processes complete
→



II. IPC & Synchronization: Process Coordination

IPC: Inter-Process-Communication

Inter



IPC Mechanisms for Inter Processes



H/w
[Cable + NIC
+ Electromagnetic]


s/w: Protocols
TCP/IP

IPC Mechanisms
File, Pipe, Shared Memory, Message Queue

Process Coordination: Communicating Processes must be synchronized; otherwise it (IPC-Environment) will lead to problems.


Problems due to lack of synchronization in IPC-Environment:

- a) Inconsistency (Incorrectness
wrong-results)
- b) Data loss
- c) Deadlocks (lock up):
 - ↳ Communication stops
 - (Adamancy)



4)

Neighbour:



5)

More Milk

Problem

PGs

flat
3/4 PG

Synch. Mechanism
Protocol b/w


Communicating processes is needed

28/6/2021

Types of Synchronization:

Competition

Two or more processes are said to be in competition, iff they contend/compete for the accessibility of a shared resource.



: Inconsistency,
Data loss

: CSMA/CD

Cooperation


Two/more processes are said to be in cooperative synchronization, iff they get affected by each other.

In: Producer - Consumer Problem

Producer-Consumer:

(P)

(C)



Deadlocks:

An appl. in an Ipc environment may involve Competition or Cooperation or both.

Jmpf. of Prod. & consumer :

```
#define N 100
int Buffer[N], Count=0;
```

```
void Producer(void)
{
    int itemp, in=0;
    while(1)
```

- a) itemp = Produce_item();
- b) while(Count == N);
- c) Buffer[in] = itemp;
- d) in = (in+1) % N;
- e) Count = Count + 1;




```
void Consumer(void)
{
    int itemc, out=0;
    while(1)
```

- a) while(Count == 0);
- b) itemc = Buffer[out];
- c) out = (out+1) % N;
- d) Count = Count - 1;
- e) Process_it(itemc);

- I. Load Rp, Count
- II. Inc Rp
- III. Store Count, Rp

Analysis



$t' : P : \overline{I}; \underline{II}; \textcircled{Pr}$
 $t' : C : \overline{I}; \underline{II}; \overline{III} \dots$
 $t'' : P : \overline{III}$


Inconsistency

Consistency will happen iff processes
doesn't get Pre Emption;



Necessary Conditions for Synchronization Problems in IPC Environment:

- (i) Critical Section (CS): is that portion of the program where shared resources are accessed.
- Non-critical Section (NCS): is that part of the program that does not access shared resource.
- (ii) Rate Conditions: Processes must contend to access CS together @ the time (Same) / Concurrent access

- (iii) Premption:



Solution of CS Problem is known as Synchronization Mechanism(sm) Protocol




Model | General Architecture
of S.M as a Sol'n
for CS Problem

```
void Process(int i){  
    while(1){  
        Non-CS();  
        entry;  
        {CS}  
        exit;  
        Non-CS();  
    }  
}
```

* Requirements / Specifications / Conditions / Constraints of CS Problem (Soln: S.M)

a) Mutual Exclusion: No two processes may be present in CS @ the same time

P



NMCS

b) Progress: NO Process running outside the CS, should block (Prevent
Participate (in decision making) the other interested Process (s)
from entering CS. (unfair))

c) Bounded Waiting: No process has to wait for ever to access its CS. There must be bound limit on the no. of times a process is allowed to enter CS before other process requested is granted

d) Architectural Neutral: Independent of arch.

Synchronization Mechanisms



(Polling)

Busy Waiting

interrupt-context
(if-else)

Non-Busy Waiting
(Blocking)

→ Bakery Algo User-Mode

→ Dekker's Algo Software

→ Lock variable,
Strict Alternation,
Peterson Solution

Hardware
→ TSL,
SWAP

OS-Based
→ Semaphore
Monitor
Sleep-Wakeup

Assumptions:

- process spends finite time in C.S & comes out
- C.S is flawless (error-free)
- C.S is also piece of code (instructions)
- processes can get preempted from CPU, while executing C.S.
(C.S is still in use)

→ When a process is in entry section, implies it is interested in C.S

→ A process is said to leave the C.S only when it completes exit section


→ Process can as well get Pre-empted while in Entry & Exit section

1) Lock-Variable:

→ S/w Soln | Runnable
@ u/m

→ Multi-process Soln

→ Busy-waiting



int lock=0; H.L.I
void Process(int i)
{

 while (1)

 a) Non-CS();

 b) while (lock != 0);

 c) lock = 1; RR

 d) <CS>

 e) lock = 0;

 g) { a) M(E) b) Progress }
 d) B&W:

L.L.I

Process:

a) Non-CS;

b) Load R1, Lock

c) Cmp R1, #0




d) JNZ Step b

e) Store Lock, #1

f) <CS>

g) Store Lock, #0;

Analysis :



Processes:

- Non-CS:
- while(1){
- b) Load R1, Lock
- c) Cmp R1, #0
- d) JNZ Step b
- e) Store lock, #1
- f) <CS>
- g) Store lock, #0;

$t_0: (P_1): a; b; c; d; R_1$

$\frac{}{t_5: (P_2): a; b; c; d; e; f; R_1}$

$t_{10}: (P_1): e; f;$


$\therefore M|_E \text{ is violated.}$

$\therefore Bd|_W \text{ is violated.}$

2) Strict Alternation:

- Busy waiting
- S/w Soln Impl. @ u/m
- 2-process Solution

$\langle P_0 | P_1 \rangle \langle P_i | P_j \rangle$



ME: ✓
Progress: X
B/w: ✓

29/6/2021

Strictly on alternate basis
processes takes turn to enter cs

```
int turn = hand(0,1);
void Process (0)
{
    while(1)
    {
        Non-CS();
        while(turn != 0)
        <CS>
        turn = 1;
    }
}
```

```
void Process (1)
{
    while(1)
    {
        Non-CS();
        while(turn != 1)
        <CS>
        turn = 0;
    }
}
```

```
void Process (int i)
{
    int j = NOT(i);
    while(1)
    {
        a) Non-CS();
        b) while (turn != i);
        c) <CS>
        turn = j;
    }
}
```

(i) Mut. Exclusion: ✓

(ii) Progress: X

turn = 0
: P0: Non-CS();
: P1: ✓

(iii) Bounded waiting: ✓

1st turn

P0: → [cs] → ...
P1: ↗

Note: Strict Alt. is
opposite to L-V in terms
of Requirt Satisf.

3) Peterson's Solution : \rightarrow Combined approach of L-V + S-A :

- \rightarrow Busy-Waiting
- \rightarrow S/w Soln Impl @ U/M
- \rightarrow Two Process Soln ($P_i | P_j$)

#define N 2

#define TRUE 1

#define FALSE 0

int flag[N] = {FALSE}

int turn;

(Can take 'id' of
Process.)

```
void Process(int i){  
    int j = NOT(i);  
    while(1)  
        a) Non-CSR;  
        b) flag[i] = T;  
        c) turn = i;  
        d) while(flag[j] = T && turn = i);  
        e) {CS}  
        f) flag[i] = F;  
    }  
}
```

Re [P₀ P₁]

CPU

(ME is guaranteed
always)

Progress : always guaranteed
Bounded Waiting : guarantees
Bw always.

✓ \rightarrow 2-Processe
 \rightarrow (B/waiting)
 \rightarrow Mod. Architect

flag[0] = F T
flag[1] = X T
turn = 0

flag[0] = X T
flag[1] = F T
turn = 1

t₂: (P₀)_{i=0; j=1} : a; b; P_{re}

t₅: (P₁)_{i=1; j=0} : a; b; c; d_d

t₈: (P₀)_{i=0; j=1} : c; d_d

t₉: (P₁)_{i=1; j=0} : d : {CS}

ii. Synchronization H/W:

a) Disable Interrupt:

→ Cause of process is interrupt



→ Imp. OS functions have to get blocked.

→ Cannot be done in U/M

→ If multiple CPU's are available then Int's of all have to be disabled.

b) Special H/W Instructions:

Each processor supports special H/W instructions that are atomic (without Preemption)

- (i) TSL (Test and Set Lock) }
(ii) Swap }
Multi
process
soln

→ H/W mechanisms


→ Busy waiting

→ Multi process solution

→ Extension to Ideology of lock variable

< lock variable based >

1) TSL: Test and Set Lock:



Syntax: `Bool TSL(&lock);`

: {Return the current value of lock
& Sets the value of lock to
always True (1);}

`Bool TSL(Bool *target)`

{

Bool rv;

Atomic {
1. `rv = *target;`
2. `*target = TRUE;`
3. `return(rv);`

Bool Lock=F;

Vind Process (int i)

while (1)

a) Non-CS(0);

b) while (`TSL(&lock) == T`);

c) <cs>

d) lock = F;

Galois
R.R

✓ a) M/E will always be guaranteed.

✓ b) Progress is guaranteed.

✗ c) This impl. does not guarantee Bound wait;

2) SWAP - Instruction:
 : lock - key Mechanism
Atomic

void SWAP(Bool *a, Bool *b)

{
 Bool t;
 t = *a;
 *a = *b;
 *b = t;

}
 → guarantee n(i.e. always
 → progress is guaranteed
 → Bound wait fails)

< CS is protected by lock; Each process has
 its own key >

P1

lock = T

P2

lock = T

Bool lock = F;

void Process(int i)

{
 Bool Key;

while (1)

{
 a) Non-CS();

b) Key = T;

c) while (Key == T)

SWAP(&Key, &lock);

d) <CS>

e) lock = F;

III. OS-Based:

a) Sleep() & Wakeup();

→ Blocking (Non Busy Waiting)

→ Multi-process Soln

→ OS primitives

Impl. of P & C Problem Using
Sleep() & Wakeup();

Count 3

N=3

x
y
z

Buffer[3]



(i) Consumer: ...; ^{↑ Prc} Wakeup();
(ii) Producer:

void Producer(void)

{ int itemp, in=0;

while (T)

- a) itemp = Produce-item();
- b) if (Count == N) Sleep();

c) Buffer[in] = itemp;

d) in = (in+1) % N;

e) Count = Count + 1;

f) if (Count == 1) Wakeup(Consumer);

}

}

void Consumer(void)

{ int itemc, out=0;

while (T)

↓ Pre =

a) if (Count == 0) Sleep();

b) itemc = Buffer[out];

c) out = (out+1) % N

d) Count = Count - 1;

e) if (Count == N-1) Wakeup(Prod);

f) Process-item(itemc);

}

a) Inconsistency


b) Deadlock

SEMAPHORE

SEMAPHORES:

- Designed & Developed by E. Dijkstra
- Is implemented in the OS Kernel as an A.D.T
- Being an A.D.T, it supports two operations, { $\text{DOWN} \leftrightarrow \text{UP}$, $\text{Wait} \leftrightarrow \text{Signal/Release}$ }
 { $P \leftrightarrow V$ }
- *Semaphore operations are atomic
- Semaphore is an OS resource
- It is a Synch. tool.
- It is a general purpose utility
- It is practically in use by many OS (UNIX | LINUX | WIN) -
- It is a Blocking construct / Multiprocess

Defn: Semaphore is a variable (ADT: SEM) that takes on only Integral values.




1) Counting Semaphore (CSEM)

typedef struct
 $\{ \text{int value;}$
 $\text{QueueType } L;$
 $\}$ CSEM;

" list of PCB's of those processes that get blocked while performing 'DOWN' operation unsuccessfully"



→ Positive value of CSEM indicates that those many 'P' ops can be done.

→ |SEM| when it is -ve indicates the no. of blocked processes (unsuccessful down)



Q1) $S = 5;$
~~opns: 15P; 3V; 8P; 7V; 12P; 4V~~
~~-10 -7 -15 -8 -20 -16~~
 $S = ?$ -16 ✓

Q2) $S = x$ (Initial)
~~opns: 10P; 6V; 8P; 2V; 4P; 1V~~
~~x+10 -x-6 +8+2 -4+1 = -5~~
 $S = -5$ (Final)



2) Binary Semaphores (BSEM):

Type def OS
Struct {
enum Value(0,1);
QueueType L;
} BSEM;

DOWN(BSEM s)
{
if(s.value = 1)
{
s.value = 0;
return;
}
else
{
put this process in
s.LC & block it
}
}
S = X₀

BSEM s = 1;
:
DOWN(s);
<s>
:
:

P₁ P₂ P₃ P₄
P₁ P₂ P₃ P₄ P₅
↓
1 DOWN(s);
X₂ <--> P₅
P₃ UP(s); P₁ P₂

UP(BSEM s) OS
{
if (s.LC is Not Empty)
{
Select a process from s.LC
& wakeup();
}
else
s.value = 1;

P(s)
Contur --
v(s)

P(s)
Contur +
+v(s)

Contur ?

Contur v

Cases of Binary Semaphores:

1) $S=1;$

$P(S);$

$S=0$

Status = Success

2) $S=0;$

$P(S);$

$S=0$

Status = Unsuccess

3) $S=0$

$V(S);$

$S \leftarrow 1; [Q \text{ is NOT Empty}]$

$S \leftarrow 1; [Q \text{ is Empty}]$

4) $S=1; \Rightarrow Q \text{ is Empty}$

$V(S);$

$S=1$

Status = Success



5) $S=0; (\text{initial})$

$V(S); (\text{first opn})$

$S=1$

Status = Success

Note: Process never gets blocked while performing 'up' opn



(one process enters
cs & thereafter
all processes
gets blocked)

BSEM muten = $\lambda;$

\Pr_i $i=1,9$
{
while (1)
{
 P(muten);
 <cs>
 V(muten);
}}

\Pr_j $j=10$
{ while (1) {
 V(muten);
 <cs>
 V(muten); } }
exit

M/E:

$P_1 P_2 P_3 \dots P_9$

$P_1 P_2 P_3$
 $C S P_3$

Mare(n) = 3

Mare(n) = 10

1/07/2021

Applications of Semaphores:

I. Implementation of classical IPC Problems:

a) Producer - Consumer:

```
#define N 100
int Buffer[N];
CSEM Empty=N;
<No. of Empty slots in Buffer>
```

```
CSEM full=0;
<No. of full slots >
```

```
BSEM mutex=1;
```

<used for Mutual exclusion>

```
void Producer(void)
{
    int itemp, in=0;
    while(1)
    {
        a) itemp = Produce.item();
        b) DOWN(Empty);
        c) DOWN(mutex);
        d) Buffer[in]=itemp;
        e) in=(in+1)%N;
        f) UP(mutex);
        g) UP(full);
    }
}
```

full=0; Empty=N; mutex=1; 0
 Consumer: Blocked ✓ Deadlock
 Producer: P(mutex); Blocked ✓

void consumer(void)

```
int itemc, out=0;
while(1)
```

```
{ a) DOWN(full); }
```

```
b) DOWN(mutex); }
```


```
c) itemc = Buffer[out];
d) out = (out+1)%N;
```

```
e) UP(mutex); }
```

```
f) UP(empty); }
```

```
g) Process-item(itemc); }
```

2) Readers-Writers Problem:



a) First R-W: (Starvation to writers)

- $t_0: r_1(w_1); \text{allow them}$
- $t_0: r_1 \text{ and } w_1; \text{allow any one of them}$
- $t_1: r_1; \checkmark$ $\boxed{r_1, r_2}$ CS
- $t_2: r_2; \checkmark$
- $t_3: r_3; \checkmark$

b) First W-R | Second R-W: Prioritizing writer-starvation to readers

$t_0: r_1(w_1); \text{allow}$


$t_1: r_1 \text{ and } w_1; \text{always allow writer}$

$t_2: w_1; \rightarrow$ $t_3: w_2$



"principle of fairness"

"waiting for DB to become vacant so as to allow waiting writer to enter DB"




Implementation of First R-W using Semaphores :

BSEM db=1;
 < indicates the availability
 of Database >

BSEM muten=1;
 < used by R's to update
 "rc" as CS >

int nc = 0;
 < Readers Count >




void writer(void)
 {
 while(1)
 {
 DOWN(db);
 <write-DB>
 up(db);
 }
 }

void Reader(void)
 {
 while(1)
 {
 DOWN(muten);
 nc = nc + 1;
 if (nc == 1) DOWN(db);
 up(muten);
 <READ-DB>
 DOWN(muten);
 nc = nc - 1;
 if (nc == 0) up(db);
 up(muten);
 }
 }

3) Dining Philosophers Problem

→ There are ' N ' Philosophers ($N \geq 2$)
 $N=5$



CS is fork
Semaphore

Vivid Philosopher(int i)

{ while(1)

a) Think(i)

→ b) Take-fork(i);

c) Take-fork((i+1)%N);


d) <eat(i)>

e) put-fork(i);

f) put-fork((i+1)%N);

Problem: Deadlock :

- (i) All Pi's become hungry
- (ii) All pickup their 'L' forks




with no deadlock,
max # of Pi's who can
eat is 2

How to Prevent Deadlock in D.P problem

Semaphore
based
Solution
(Assignment)
Code is in
workbook

Nm-Semaphore
based Soln

- { Let $(N-1)$ P's follow $L-R$ & 1 P, follow $R-L$ }
- { Let odd numbered P's Pickup L-R & even numbered P's Pickup R-L }



(i) Sleeping-Barber Problem
Barber Shop Simul atia

(ii) Cigarette-Smokers

Concurrency Conditions:

Let s_i & s_j be two statements;

$$s_i : a = b + c;$$

$$s_j : d = b * c;$$

$$s_i \begin{cases} R(s_i) \\ w(s_i) \end{cases}$$

$$s_j \begin{cases} R(s_j) \\ w(s_j) \end{cases}$$

$$\left\{ \begin{array}{l} \text{i. } R(s_i) \cap w(s_j) = \emptyset \\ \text{ii. } R(s_j) \cap w(s_i) = \emptyset \\ \text{iii. } w(s_i) \cap w(s_j) = \emptyset \\ \text{iv. } R(s_i) \cap R(s_j) = \text{May | May Not be } \emptyset \end{array} \right\}$$

Read-Set (s): $R(s)$
Write-Set (s): $w(s)$

" Bernstein's

Concurrency conditions "

{R-W Problem}

a += t+b * --c;

$$R = \{a, b, c\}$$

$$w = \{a, b, c\}$$


How to achieve Concurrency : Concurrency Mechanisms:

(i) Parbegin - Parenend | Cobegin - Cend:


begin {
 s1;
 s2;
 s3;
} end



s0;
Parbegin
 s1;
 s2;
 s3;
Parenend
 s4;



s1;
Parbegin
 s2, s3;
 begin s4, s5; end
 s6;
 s7;
Parenend
 s8;





$S_1;$
 Parbegin
 • $S_3;$
 begin
 • $S_2;$
 $S_4;$
 Parbegin
 $S_5;$
 $S_6;$
 Parenend
 end
 $S_7;$



This graph is non Impl

Affix: less than
 \neq 7

$S_1;$
 Parbegin
 $S_3;$
 begin
 $S_2;$
 $S_4;$
 Parenend
 Parbegin
 $S_5;$
 $S_6;$
 Parenend
 $S_7;$


Using Semaphores to meet Conc. Requirements

BSEM a,b,c,d,e,f,g = { }
 $\{ \emptyset \}$


Parbegin
 begin $S_1;$ $V(a); V(b); end$
 begin $P(a); S_2; S_4; V(c); V(d);$
 begin $P(b); S_3; V(e); end$
 begin $P(c); S_5; V(f); end$
 begin $P(d); P(e); S_6; V(g); end$
 begin $P(f); P(g); S_7; end$
 Parenend

deadlocks: \Rightarrow Two/more processes are said to be in Deadlock, iff they wait for the happening of an event, which would never happen.

Infinite Blocking
Blocking forever





{2/7/2021}



deadlock is the most undesirable feature of O.S

- (i) it leads to Blocking of Processes
 - (ii) underutilization of CPU/devices
- $\xrightarrow{\text{Hold resources & gets Blocked}}$ FB



Deadlock vs Starvation

- ↳ Indefinite waiting (long waiting)
- ↳ infinite waiting

Livelock: is also deadlock:

Note: In deadlock the states of the processes are Block. whereas in livelock the states of the processes are not Block. (May be Ready → Running)

Priority Inversion Problem

- : pre-prio based Scheduling
- : Busy-wait Mech's

R-D P_H P_{L4}



Spinlock: Busy-waiting

while (true);

t₁:
t₅:

Livelock

P_{LCS}

H > L

Mars Path Finder
Priority-Inheritance

Characterization:

a) Necessary Conditions:

1) Mutual Exclusion:

2) Hold and Wait:



3) No Preemption of resources

4) Circular wait:

b) Resource Allocation Graph (R.A.G)

$$G = (V, E)$$

(Multi graph)



Methods for Handling deadlock : Deadlock Handling Strategies :

- 1) Deadlock Prevention
 - 2) Deadlock Avoidance (Banker's Algorithm)
 - 3) Deadlock detection & Recovery (Doctor's Algo)
 - 4) Deadlock Ignorance (Ostrich Algorithm)
- T₁ ∵ deadlock never happens
T₂ ∵ deadlock occurs

4) Deadlock Ignorance (Ostrich Algorithm)


" No Strategy by O.S "



1) Deadlock Prevention: "dissatisfying one or more of the necessary conditions"

a) Mutual Exclusion: RQ [P₁ P₂ P₃...]
CP4 \xleftarrow{CS} ∵ M/E is non dissatisfiable.

b) ! (Hold and wait): Hold or Wait




✓ 1) Process must Request & be allocated all resources prior to its commencement.

- Starvation
- Resource inefficiency




✓ 2) Process must release all resources b/f making a fresh/new request.

- Starvation



c) !(No- Pre Emption):



Pre Emption of resources

forceful

(Running Process
Should never
get Blocked)

Self (voluntary)

greedy / Selfless
(Host)

(Greedy)
(Selfish)


Starvation:
If a process is repeatedly
getting preEmpted of its resources
then such process will starve !!

4) Circular Wait: Implementing a total ordered relation among processes for requesting resources.

- Inc-order
- ✓ a) Number all resources uniquely
 - b) Never allow a process to request a lower numbered resource than the last one requested and allocated.

Ex:

	Resid
A	10
B	5
C	15
D	8
E	12
F	2
G	16



Soln = Release all conflicting resources & make fresh request in order

\Rightarrow (Starvation) ✓

II: Deadlock Avoidance:

↳ Concept of System State

Safe : No-Deadlock
Mode

"The Basic objective of Avoidance Algorithms is to operate the System always in "SAFE" State"

unsafe : likely to go into deadlock (Warning)

Avoidance Algorithms / Approaches

I. (Resource-Allocation Graph Algo.)

Single Instance Resource

II. (Banker's Algorithm)

(Multi-Instance Resource)
Safety
Resource-Request

i. Resource-Alloc. Graph Avoidance Algorithm: for S.I Resource

→ claim Edge (A priori info.) \Rightarrow request Edge \Rightarrow Assigned edge.

→ Explained & understood \Leftarrow

b) * Banker's Algorithm: (Multi-Instance Resource)

→ It is based on the ideology that process must demand a priori its maximum requirement of each resource "

Data-Structures (System-State)

1) ' n ' : no. of processes ($P_1 \dots P_n$)

2) ' m ' : no. of resources ($R_1 \dots R_m$)

3) Maximum $[1..n, 1..m]$; $n \times m$

$$P_i \xrightarrow{\max} K(R_j)$$

4) Allocation $[1..n, 1..m]$:

$$Alloc[i, j] = a$$

$$P_i \xleftarrow{all} a(R_j) \quad [a \leq k]$$

- 5) Need $[1..n, 1..m]$: Mark - Alloc
 $Need[i, j] = b$
 $P_i \xrightarrow{\text{need}} b(R_j)$
- 6) Request $[1..n, 1..m]$:
 $Req[i, j] = c$
 $P_i \xrightarrow{\text{req}} c(R_j) @ 't' \quad [c \leq b]$
- 7) Total $[1..m]$: $Total[j] = z$
- 8) Available $[1..m]$: $Avail[j] = l$
 There are $l(R_j)$ free avail @ 't'

Sol:

$$n=5, \quad m=1; \quad R = \frac{\text{Total}}{29}$$

$$\text{Avail}(\text{@t}) = \text{Total} - \sum_{i=1}^m \text{Alloc}(P_i)$$

t₀:

	<u>Mem</u> <u>R</u>	<u>Alloc</u> <u>R</u>	<u>Need</u> <u>R</u>	<u>Avail</u> <u>R</u>
--	------------------------	--------------------------	-------------------------	--------------------------

P ₁	10	— 5 —	5	<u>3</u>
P ₂	15	— 8 —	7	<u><5></u>
P ₃	5	— 2 —	3	<u><10></u>
P ₄	8	— 5 —	3	<u><16></u>
P ₅	12	— 6 —	6	<u><21></u> <u><29></u>

t₀: $\langle P_3; P_4; P_5; P_1; P_2 \rangle$

Safe Sequences

McD
MISQ

- a)
- b)
- c)
- d)

State $\begin{cases} \text{SAFE} \\ \text{UNSAFE} \end{cases}$ } Safety Algorithm: System is said to be safe, iff the need of all processes can be satisfied with avail resources in some order seq.

• Example of Banker's Algorithm

- 5 processes P_0 through P_4 ;
- 3 resource types:
A (10 instances), B (5 instances), and C (7 instances).
- Snapshot at time T_0 :

RD

	<u>Allocation</u>	<u>Max</u>	<u>Available</u>	<u>Need</u>
	A B C	A B C	A B C	A B C
P_0	0 1 0	7 5 3	3 0 0	7 4 3 - P_0 X
P_1	2 0 0	3 2 2	2 3 0	1 2 2 - P_1 X
P_2	3 0 2	9 0 2	0 2 0	6 0 0 - P_2 X
P_3	2 1 1	2 2 2	2 1 0	0 1 1 - P_3 X
P_4	0 0 2	4 3 3		4 3 1 - P_4 X

"Note: deadlock is avoided by always operating the system in safe state. If the request of any process will be granted, the resulting state of system is safe."

$$T_0: \langle P_1; P_3; P_4; P_0; P_2 \rangle \\ \text{"Safe"}$$

$$T_1: (P_1) : \rightarrow \langle 1, 0, 2 \rangle : \text{Req} : \underline{\underline{P_1}}$$

$$\langle P_1; P_3; P_4; P_0; P_2 \rangle : \text{Safe} : \checkmark \rightarrow$$

$$T_5: (P_4) : \rightarrow \langle 3, 3, 0 \rangle : \text{Req} : \underline{\underline{\text{Denied}}} \rightarrow$$

$$T_6: (P_0) : \rightarrow \langle 0, 2, 0 \rangle : \text{Req}$$

$\leftarrow \text{unsafe}$
 $\therefore \text{Req is denied}$
 $\& P_0 \text{ is blocked}$

Resource - Request Algorithm :

Algo Res-Req(Pri , Req_i , $Avail$, $Alloc_i$, $Need_i$)
{

1. $Req_i \leq Need_i$

2. $Req_i \leq Avail$;

3. [Assume to 've Satisfied the Req_i]

a) $Avail = Avail - Req_i$

b) $Alloc_i = Alloc_i + Req_i$

c) $Need_i = Need_i - Req_i$

4. Run Safety Algorithm

5. if the system is 'Safe' then Grant Req_i
else deny the Req_i & Block the process


}

IV. Deadlock Detection & Recovery: → Majority of processes are blocked
→ Low CPU utilization

a) Detection Algorithm: \langle Safe ; deadlock \rangle


i) Single Instance Resource:

(Wait-for - Graph Algo)



Wait-for
Graph

$\Rightarrow \langle P_1 - P_4 \rangle$; are in deadlock
Recovery




Run cycle set Algo.
 $\langle P_1 - P_2 - P_3 - P_4 - P_5 \rangle$

2) Detection with multi-Instance Resource:

- Five processes P_0 through P_4 ; three resource types A (7 instances), B (2 instances), and C (6 instances).
- Snapshot at time T_0 :

	<u>Allocation</u>	<u>Request</u>	<u>Available</u>
	A B C	A B C	A B C
P_0	0 1 0	0 0 0	0 0 0
P_1	2 0 0	2 0 2 X	$\langle 0 \ 1 0 \rangle$
P_2	3 0 3	0 0 0 X	$\langle 3 \ 1 3 \rangle$
P_3	2 1 1	1 0 0 X	$\langle 5 \ 2 4 \rangle$
P_4	0 0 2	0 0 2 X	$\langle 5 \ 2 6 \rangle$ $\langle 7 \ 2 4 \rangle$




Note: The System is safe (No deadlock) iff the Request of all Processes can be satisfied with the avail resources in some order. otherwise the system is said to be deadlock.

Deadlock Recovery Strategies: $\langle P_1 \dots P_4 \rangle$:

$P_1: 95\%$
 $P_2: 70\%$
 $P_3: 25\%$
 $P_4: 5\%$

- Process Termination \langle Abortion \rangle
- 1) KILL-ALL
 - No Need to apply. detection algo. again
- 2) KILL ONE @ Time
 - Apply det. test continuously until deadlock cycle is removed
- 3) Resource Preemption
 - Process Termination \langle Abortion \rangle
 - restarted



Conceptual Problems:

1) n : processes ($P_1 - P_n$)

R : 6 instances

P_{R_i} : $\omega(R)$ to complete

a) $Mim(n)$ for deadlock: 6

b) $Max(n)$ for deadlock-freedom: 5

Dining Philosopher


2) $n = 3$ processes

$R =$

$P_{R_i} = \omega(R)$

a) $Max(R)$ to cause deadlock: 3

b) $Mim(R)$ for deadlock freedom: 4



$P_1 - 1$
 $P_2 - 1$
 $P_3 - 1$

3
Deadlock

3) n : Processes

R : 6 Copies

R_i : 3(R) to complete

a) $Mim(n)$ for deadlock: 3

b) $Maw(n)$ for deadlock: 2
- freedom

$P_1 - 2$	$P_1 - 1$
$P_2 - 2$	$P_2 - 1$
$\cancel{P_3 - 2}$	$P_3 - 1$
	$P_4 - 1$



4) $n = 5$

$R =$

	$\frac{Maw}{R}$	\downarrow	Maw for deadlock
P_1	3	- 2	
P_2	5	- 4	
P_3	8	- 7	+ 1
P_4	12	- 14	
P_5	6	- 5	(29)

Mim(R) for deadlock freedom:

(30) ✓

Q5) ' n ' - processes; ' R ' - Resource

P_{R_i} : ' K ' (R) to Complete

{How many copies min. to be available for deadlock freedom} ; $\frac{n(K-1)+1}{nK-n+1}$ ✓

$$P_1 = K-1$$

$$P_2 = K-1$$

$$P_3 = K-1 + 1$$

$$P_4 = K-1$$

$$P_5 = K-1$$

$$P_m = \overbrace{K-1}^{n(K-1)}$$

02. Consider a System with n Processes $\langle P_1, \dots, P_n \rangle$. Each Process is allocated x_i copies of R (resources) and makes a request for y_i copies of R. There are exactly 2 Processes A and B whose request is zero. Further there are ' k ' instances of R free available. What is the condition for stating that System is not approaching deadlock (System is said to be not approaching deadlock if minimum request of Process is satisfiable? Also compute the total instances of R in System.


	<u>Alloc</u> R	<u>Req</u> R	<u>Avail</u> R
P_1	x_1	$-y_1$	k
P_2	x_2	$-y_2$	
P_3	x_3	$-y_3$	
:			
P_A	x_A	-0	
P_B	x_B	-0	
:			
P_m	x_m	$-y_m$	

- a) $\text{Total}(R) = \left[\sum_{i=1}^n x_i + k \right]$
- b) $\underline{\underline{T_0}}: \boxed{(k + x_A + x_B) \geq \min_{i \neq (A, B)}(y_i)}$ ✓
 $\underline{\underline{NAD}} \rightarrow$
- c) $T: \boxed{(k + x_A + x_B) < \min_{i \neq (A, B)}(y_i)}$: Deadlock
- d) $\underline{\underline{T_1}}: (k + x_A + x_B) \geq \max(y_i)$: SAFE

II. Memory Subsystem/Management:

Abstract view of Memory: linear 1-D array of words (Instructions/Data units)

Addresses



' N ' = Total Capacity = No. of words

words | Locations | Cells

' m ' bits | Bytes

size
..... 8 bits

Word = 1B

' n ' bits

1W = 1B
default



∴ $N \propto n$

$N = 2^n W$
 $n = \log_2 N$

$2^5 = 32$

$2^6 = 64$

$2^7 = 128$

$2^8 = 256$

$2^9 = 512$

$2^{10} = 1024 = 10^3 = 1K$

$2^{20} \sim 10^6 \sim 1M$

$2^{30} \sim 10^9 \sim 1G$

$2^{40} \sim 10^{12} \sim 1T$

$2^{50} \sim 10^{15} \sim 1P$

1) $N = 16W$
 $n = 4 \text{ bits}$

2) $N = 256W$
 $n = 8 \text{ bits}$

3) $N = 16GB$
 $n = 4 + 30 = 34 \text{ bits}$

$$4) N = 1000 \text{ kW}$$

$$m = 20 \text{ bits}$$

$$5) m = 26 \text{ bits}$$

$$N = 2^{26} = 2^6 \times 2^{20}$$

$$= 64 \text{ MW}$$

$$6) m = 35 \text{ bits}$$

$$N = 32 \text{ GW}$$

$$N = 8 \text{ bits}$$

$$m = 2 \text{ bits}$$

$$N_w = 4$$

$$7) N = \log \times W$$

$$m = \log_2 \log_2 \times \text{bits}$$

$$8) N = 2^y W$$

$$m = y \text{ bits}$$

$$9) m = 17 \text{ bits}; (m = 16 \text{ bits})$$

$$N_w = 2^{17} W = 128 \text{ KW}$$

$$N_B = 256 \text{ KB}$$

$$N_{\text{bits}} = 256 \text{ K} \times 8 \text{ bits} = 2^8 \times 2^{10} \times 2^3 = 2^{21} = 2 \text{ MBits}$$

$$10) m = 32 \text{ bits}; m = \frac{64 \text{ bits}}{2} = 32 \text{ bits}$$

$$N_{\text{Bytes}} = 2^{32} \times 8 \text{ B} = 2^{35} = 32 \text{ GB}$$

$$N_{\text{Word}} = 32 \text{ bits}$$

$$11) N = \frac{512 \text{ G bits}}{8}; m = 128 \text{ bits}$$

$$N_{\text{Bytes}} = \frac{39}{3} = 2^{36} = 64 \text{ GB}$$

$$N_w = 32 \text{ bits} \checkmark$$

Address

$$N_{\text{words}} = \frac{512 \text{ G}}{(128)} = \frac{2^{39}}{2^7} = 2^{32} = 4 \text{ G. WO}$$

II. Loading & Linking:

<u>10KB</u> : main() { : if (Cond) f(); }	g() : <u>30KB</u> { : h(); }	R() : <u>15KB</u> { : sqrt(); }
<u>5KB</u> : f() { : g(); }	<u>20KB</u> : sqrt() { : }	<u>80KB</u> (Space ineff.)

TotalProg-size on disk = 80KB


a) Loading: Disk \rightarrow Memory (Loader)

<u>Static</u>	<u>Dynamic</u>
All Modules are Loaded	Loading the modules on demand @ R.T
<u>If R.T</u>	\rightarrow Space efficient
<u>80KB</u>	\rightarrow Time inefficient
(Space ineff.)	



Linking: is the process of resolving references.

variable objects

- Ex: 1) extern int x;
- 2) Func's which are defined later to the call in other files



Address Binding: Association of program Instrns & Data units to memory locations (addresses) is Address Binding.



$I_1: ax$ ↓ Addresses

$I_2: y$

$I_3: z$

$I_4: k$


a : 0

b : 1

c : 2

The time @ which this binding takes place is Binding Time;

```
int x;
x = 5;
```



Binding:



Various Bindings:

entity : variable (x)

Name Bindig

attributes

: Type; Name; Size; Value; {Address}

int

x

2B

C.T

5

R.T

{Address}

1000

R.T

Code

x

=

5

R.T

Store $x, \#5$


Address Bindig

Time

{C.T L.T R.T}

S.T	$x(2B)$	W	5
-----	---------	---	---

int $x = 5;$ \Rightarrow Code: x
L.T ✓ (R.T)



R.I: Program can get Relocated to a different area

Memory Mgmt. Techniques:

Mem. Manager :

functions

- Allocation
- Protection
- Address Translation
- Free Space Mgmt.
- Deallocation

Goals

- effective utilization [less wastage]
 - Manage execution of large programs in small memory areas
 - ↓
 - Inc. degree of M.Pr
 - Enhanced throughput
- Fragmentation
-
- The diagram illustrates fragmentation. A large oval on the left represents a program. It is divided into two smaller ovals, labeled 1 and 2, representing fragments. Arrows point from these fragments to a larger rectangular area on the right, representing physical memory. This visualizes how a single large logical program is mapped into multiple smaller physical memory blocks.



Contiguous (Ch): Partitions; overlays; Swappy Buddy

Non-Contiguous (NCh): Paging, Segmentation
Seg-Paging; V.M

Contiguous Allocation:


5/7/2021

1. Overlays: {allows execution of larger program in small memory areas}
2. pass Assembler: is a translator (ALP → Target m/c language Program)



Program : overlay Tree:

Prog. size = 56K



$$= \max \{ 19K, 17K, 23K, 20K, 23K, 21K \}$$

Mim. Amount of Memory Needed to



execute this program with = $\max \{ \text{Path-length from root to leaf} \}$
overlaying

$$= \boxed{\underline{23K}} \quad \checkmark$$

2) Partitions :
 Fixed Partitions : MFT : Multiprogram with Fixed Task
 Variable Partitions : MVT : " " variable

a) Fixed Partitions (MFT) : Static Partitioning
 → u-Area is divided into Partitions
 → {1 partition = 1 program}

Mem. layout



Protection

- L-L
- U-L

Part. Alloc. Policies

1. First Fit (FF)
2. Best Fit (BF)
3. Next Fit (NF)
4. Worst Fit (WF)


Allocation : Process : {15 K}

1. F.F: first free big enough { linear search | linear probing }
2. B.F: smallest free " " (Best Available Fit)
3. worst fit (WF): largest free big enough
4. Next fit (NF): works like FF; except that Search for free big enough Partition is made from the partition where last allocation was made.
Adv.: NF may work faster to FF

Perf. Issues :

- 1) Internal Fragmentation (IF): ✓
- 2) External " " (EF): ✗
- 3) degree of M.Pr : limited
- 4) Max. Process size : ltd to Max. Partition Size
- 5) Partition Alloc. Policy: B.F (due to len. I.F)

2) Variable Partitions (MVI): Dynamic Partitioning



't': Incoming Process P₆; 85K; 130K; 40K; 250K; 100K
 P_{new}: P₆: {35K}

Perf. Issues:


- 1) Int. Frag: X
- 2) Ext. frag: ✓;
 < Contiguity >
- 3) Degree of M. Pr: Flexible
- 4) Mem. Process size: Flexible
- 5) Alloc. Policy: W-F is Superior

- (i) FF
- (ii) BF:
- (iii) NF
- (iv) WF: ✓

Size of Process: P₆: {100K}
Total free Memory:

Solutions for External fragmentation:

Compaction: Merge all N.C.A free holes @ one place of Memory



Non-CG Allocation :

Compaction | Defragmentation


↓
Drawbacks | Limitation

- (i) Lot of time consumption
- (ii) Compaction is possible only if programs support R.T Address Remapping

05. Consider a System Using Variable Partition with no Compaction

Free holes	4K; 8K; 20K; 2K
Program size	2K; 14K; 3K; 6K; 10K; 20K; 2K
Time for Execution (B.T)	4; 10; 2; 1; 4; 1; 8


Using Best Fit Allocation Policy and FCFS CPU Scheduling Technique, Find the Time of Loading & Time of Completion of each program. The Burst Times are in Seconds.



$$T_{OL}(P_1, P_2, P_3, P_4, P_5, P_6) = 0$$

$$T_{OL}(P_5) = 14$$

$$T_{OL}(P_6) = 29$$



II. Non-Contiguous Memory Allocation :

a) Paging

Logical vs Physical Address Space
 Virtual
 (LAS/VAS) (PAS)


Address-Space: { group | set } of words, where each word is associated with an address }

$$= P.A.S = \text{Physical Mem} \mid \text{Main Memory}$$

Word
Bytes

Physical Address = bits

P.A





I/D: Content

LAS \times LA
 $LAS = 2^{LA}$
 $LA = \log_2 LAS$

Step I

VAS
 $VAS / LAS = 2^n$



P.A-S \propto P.A

P.A-S = 2^P.A
 $P.A = \log_2 P.A.S.$

Ex:

P.A: 24 bits
P.A.S: 16 MB

P.A.S: 512 GB
P.A: 39 bits

MMU: Mem. Mgmt. unit
(H/w)

I. Simple Paging: $L.A.S = 8KB$; $P.A.S = 4KB$; $\underline{P.S} = 1KB$; $\underline{P.S} = \underline{1KB} = F.S$

a) organization of LAS/VAS:

- L.A.S is divided into equal size units called Pages.
- Page-Size (P.S) is generally a power of 2 ($2^k B$)


$$\rightarrow \boxed{\text{No. of Pages} (N) = \frac{L.A.S}{P.S}} - \textcircled{1}$$

$$\rightarrow \boxed{\text{Page No (P)} = \log_2 N \text{ bits}}$$

$$N = 2^P$$

$$\rightarrow \boxed{\text{Page offset (d)} = \log_2 P.S \text{ bits}}$$

$$P.S = 2^d$$



Q2) System has 512 pages with a page offset of 11 bits, what is the size of L.A.S?

$$N = 512; \quad d = 11 \text{ bits} \Rightarrow P.S = 2^d = 2^{11} = 2 \text{ KB} \checkmark$$

$$P = 9 \text{ bits} \quad L.A.S = ? \quad (i) \quad L.A.S = N * P.S$$


$$= 512 * 2 \text{ KB}$$

$$= 1024 \text{ KB}$$

$$= 1 \text{ MB} \checkmark$$

Q3) System supports a L.A of 32 bits and calculate P.S :

2K Pages



$$\therefore d = 21 \text{ bits}$$

$$\Rightarrow P.S = 2^d = 2^{21} = 2 \text{ MB} \checkmark$$

B = Bytes
b = bits

b) Orgniz. of P.A.S: $PAS = 4KB$; $PS = PS = 1KB$

→ P.A.S is divided into equal size units known as frames (Page-frames)


→ Frame-size = Page-size

→ Each frame holds \approx Page.

→ Any frame can hold any Page
 $(\because NCG)$

$$\rightarrow \boxed{\text{No. of frames } (M) = \frac{PAS}{PS}}$$

$$\rightarrow \boxed{\text{frame No. } (f) = \log_2 M \text{ bits}} \\ M = 2^f$$



$$\Rightarrow \boxed{\text{frame-offset} = \text{Page offset} = d}$$

$$\rightarrow \boxed{\text{P.A. : } \begin{array}{|c|c|} \hline f & d \\ \hline 2 & 10 \\ \hline \end{array}}$$

Q4) $L.A.S = 4MB$; $P.A.S = 32KB$
 $P.S = \underline{2KB}$
 $L.A = 22 bits$ ✓
 $P.A = 15$ ✓
 $N = 2^{22}/2^{11} = 2^{\underline{11}} = 2K$
 $M = 2^{15}/2^{11} = 2^{\underline{4}} = 16$
 $P = 11$
 $f = 4$
 $d = 11$
 $L.A. format = \boxed{P \mid d} \quad \begin{matrix} 11 \\ \hline 11 \end{matrix}$
 $P.A. format = \boxed{f \mid d} \quad \begin{matrix} 4 \\ \hline 11 \end{matrix}$

Q5) System supports 512 Pages &
64 frames; If LA is 18 bits then
 Calculate the size of PAS.
Linear Algebra

$\frac{N = 512}{\downarrow} ; \frac{M = 64}{\downarrow}$
 $L.A : \boxed{P \mid d} \quad \begin{matrix} 18 \\ \hline 9 \quad 9 \end{matrix}$
 $P = 9$
 $f = 6$


$P.A : \boxed{f \mid d} \quad \begin{matrix} 15 \\ \hline 6 \quad 9 \end{matrix}$
 $\Rightarrow P.A.S = 2^{15} = 32KB$ ✓

$$L.A.S = 8KB; P.A.S = 4KB; P.S = 1KB;$$

LAS

P ₀
P ₁
P ₂
P ₃
P ₄
P ₅
P ₆
P ₇

06/07/2021



c) orgng. of M.M.U (Memory Mgmt unit)

Page Table (P.T)

→ Each process has its own P.T

→ P.T's are stored in Memory

→ P.T is organized as set of entries, known as Page Table entries (PTE)

→ No. of entries in P.T = No. of Pages in A.S

→ P.T.Es contain the frame no. in which the referred page is present.

→ P.T.E size (e) is generally in multiples of bytes (e ≥ 1B)

→ P.T size = N * e bytes


P.TE = eB

LA - 13 bits

CPU R

P(d)

3 10
101



(Algo. of Paging)

- Q7. A Computer System using **Paging Technique** implements an 8KB Page with a **Page Table of Size** 24MB. The Page Table Entry is 24 bits. What is the **length of Virtual Address** in this System?

- Q8. A Computer System using Paging technique has a Virtual Address of length ' ℓ '. The Number of Pages in the Address Space are 'Z'. There are 'H' Frames in PAS. Calculate the number of bits in Page Offset and the size of PAS.

$$\text{Q8) } \begin{aligned} V.A &= (\ell \text{ bits}) \\ N &= Z \\ M &= H \end{aligned}$$

$$V.A: \xleftarrow{\ell} \boxed{P \quad d}_{\log Z}$$

$$\text{Q7) } \begin{aligned} P.S &= 8 \text{ KB} ; \quad PTS = 24 \text{ MB} ; \quad PTE = e = 24 \text{ bits} \\ LA = ? & \quad d = 13 \\ \end{aligned}$$



23 13

$$LA = \boxed{36 \text{ bits}} \checkmark$$

$$PTS = N * e$$

$$24 \text{ MB} = N * 3 \text{ B}$$

$$N = \frac{24 \text{ MB}}{3 \text{ B}} = 8 \text{ M}$$

$$\therefore N = 8 \text{ M}$$

$$P = 23 \text{ bits}$$

$$\therefore d = (\ell - \log_2 Z) \text{ bits} \checkmark$$

$$PA: \boxed{f \quad d}_{\log H \quad \ell - \log Z}$$

$$\therefore P.A.S = \frac{\log H + \ell - \log Z}{2} \Rightarrow \begin{aligned} & 2^{\ell} \cdot 2^{\log_2 \frac{H}{Z}} \\ & \text{By } \Rightarrow \boxed{\left(\frac{H}{Z} \right) \times 2^\ell \text{ Bytes}} \text{ PAS} \end{aligned}$$

9. Consider a computer system with 40-bit virtual addressing and page size of sixteen kilobytes. If the computer system has a one-level page table per process and each page table entry requires 48 bits, then the size of the per-process page table is _____ megabytes.
10. Consider a System using **Simple Paging Technique** with Logical Address (LA) of 32 bits. ~~Let PTE = 32 bits~~ and Page Table Entry (PTE) of 32 bits. What must be the Page Size in bytes, such that the Page Table of the Process Exactly Fits in one Frame of Memory (PTS)?

$$Q_9) L.A = 40 \text{ bit} ; P.S = 16 \text{ KB} ;$$

$$PTE = 6B \\ e = \underline{\underline{6B}}$$

$$PTS = N * e$$

$$= 2^{26} * 6B \\ = 64MB * 6 \\ = \underline{\underline{384 MB}}$$

$$N = \frac{2^{40}}{2^{14}} = 2^{26}$$

$$Q_{10} LA = 32 \text{ bit} ; PTE = 32 \text{ bit} = 4B \\ \text{Let } P.S = 2^x \text{ By} = \{28 \text{ KB}\}$$



$$\text{frame-size} = 2^x \text{ By}$$

$$PTS = N * e \\ = \left(\frac{2^{32}}{2^x} \right) * 4B = \left(2^{32-x} \right) 4B$$

$$34 - x = x \\ 34 = 2x \\ x = \frac{34}{2} = 17$$

$$(2^{34-x}) \text{ By} = 2^x \text{ By}$$

$$\therefore PS = 2^{17} = 128 \text{ KB}$$


Performance of Paging :

a) Temporal Issue:

i. Reduce EMA \bar{t}

→ Main Memory access-time (MMAT) = m

→ Effective " " " (EMAT) = $2m$



TAT

£d

$$\rightarrow \text{TLB A.T} = 'c' \quad (c \ll m)$$

$$\rightarrow \text{TLB Hit Ratio (x)} = \frac{\text{No. of hits}}{\text{Total Refs}}$$

$$\rightarrow \text{TLB Miss Ratio} = (1-x)$$

$$\text{EMAT} = x(c+m) + (1-x)(c+2m)$$

Ex: $c = 20 \text{ ns}; m = 100 \text{ ns}$


1) $\underline{x=90\%}$

$$\underline{\text{EMAT} = 0.9(120) + 0.1(220) = 130 \text{ ns}}$$

2) $\underline{x=10\%}$


$$\begin{aligned}\underline{\text{EMAT} = 0.1(120) + 0.9(220)} \\ = 210 \text{ ns}\end{aligned}$$

Paging with P.A-C (Physical Addressed Cache)



12. A Machine has a 32-bit Address Space and an 8KB Page. The Page Table is entirely in hardware, with one 32-bit word per entry. When a Process starts, the Page Table is copied to the hardware from memory, at one word every 100 nsec. If each Process runs for 100 msec (including the time to load the page table), what fraction of the CPU time is devoted to loading the Page Tables?

ACE Engineering Academy » Hyderabad | Delhi | Bhopal | Pune | Bhubaneswar | Lucknow | Patna | Bengaluru | Chennai | Visakhapatnam | Vizag



Time to load the P.T. = $(\text{Time to load one entry}) * \text{No. of entries}$

$$= 100\text{ns} * (N)$$

$$= (100 \times 512 \times 1024 \text{ ns})$$

$$\begin{aligned} N &= \frac{2^{32}}{2^{13}} \\ &= 2^{19} \\ &= 512 \underline{16} \end{aligned}$$

$$\% \text{ CPU-time} = \left(\frac{100 \times 512 \times 1024 \times 10^{-9}}{100 \times 10^3} \right)$$

$\approx 50\%$

$$P.T.S = N * e$$

$$= 512 \text{ K} * 4B = \underline{\underline{2MB}}$$

2) Spatial Issue:

$$L \cdot A = 32 \text{ bits}; P.S = 4 \underline{kB}$$

P.T. Size approximately = ?


$$N = \frac{2^{32}}{2^{12}} = 2^{20} = 1 \underline{M}$$

objective:

Go Reduce (P.T. size)

= ?

$$N = \frac{LAS}{PS} \Rightarrow N \propto \frac{1}{PS}$$



P.T. = 1 M entries

if $e = 4B$

$$PTS = 4e MB \quad \checkmark$$

$$P.T.S = N * e \Rightarrow \{ PTS \propto N \}$$

a) Increase Page Size:

$$\{ PTS \propto N \propto \frac{1}{PS} \Rightarrow \left(\underline{P.T.S \propto \frac{1}{PS}} \right) \}$$

Ex: $Prog = 1026 \underline{By}$ (Not desirable)

$$\begin{array}{c} P.S \\ \swarrow \quad \searrow \\ \{1024B\} \quad 2B \\ \boxed{2 \text{ pages}} \quad \boxed{513 \text{ pages}} \\ I.F: 1022B \quad I.F: 0B \end{array}$$

If always occur in last page

\Rightarrow optimal Page Size: ? What should be the ideal size of page such that the P.T.S & I.F is less?

Let V.A.S = 'S' By; P.S = 'P' By; PTE = 'e' By

$$P.T.S = \left(\frac{S}{P}\right) * e \text{ By} ; \quad I.F = \frac{P}{2} \text{ By}$$

$$\frac{d}{dp} \left(\frac{S}{P} * e + \frac{P}{2} \right) = 0$$


$$\frac{-Se}{P^2} + \frac{1}{2} = 0$$
$$\Rightarrow P = \sqrt{2 \cdot Se} \text{ By}$$

Optimal Page-Size

Note: Smaller pages can accommodate programs comfortably with less IF

2) Hashed Paging: Process will be associated with a hashed P.T;

Collision: $(I_1, I_2) \Rightarrow i$




$\langle 0, 10, 100, 25, 15, 5, 34, 4, 44 \rangle$

Linear
Probing

Chaining ✓

Simple-Paging: $O(1)$




Hashed P.T

→ Search time in H.P.T chain: $O(n)$ ✓




No. of entries in the
(Nodes)
Hashed P.T chains = No. of Pages
in Memory

* 3) Multi-Level Paging | Hierarchical Paging | Recursive Paging: (obj: is to assoc. smaller P.Ts with the process)

: Paging on Page Table is MLP:




Addressing in MLP:



P.S of I.P.T
 No. of Pages in I.P.T = No. of entries in O.P.T

Address Translation : In 2-level Paging



$$\begin{aligned} EMA\bar{i} &= 11 + \\ mLP & (1-x_1) [c_1 + m \times m + 11] \end{aligned}$$


$$\begin{aligned} \rightarrow MMA\bar{i} &= 'm' \\ \rightarrow EMA\bar{i} &= 3m \\ \frac{2LP}{mLP} &= (x_1+1)m \end{aligned}$$

$$\begin{aligned} \underline{\underline{E.M.A.\bar{i}}} &= x_1 \left[c_1 + x_2 c_2 + (1-x_2) (c_2 + m) \right] + \\ &\quad (1-x_1) \left[c_1 + m + m + x_2 c_2 + (1-x_2) (c_2 + m) \right] \end{aligned}$$


15. Consider a System using 2 Level Paging Architecture. The Top level 9 bits of the Virtual Address are used to index into the outer Page Table. The next 7 bits of the Address are used to index into next level Page Table. If the size of Virtual Address is 28 bits. Then

- (i) How large are the Pages and How many are there in Virtual Address Space?

- (ii) If P.T.E at both levels is 32 bits in size then what is the Space Overhead needed to translate Virtual Address to Physical Address of an Instruction or Data Unit?



(i) $e = 4\text{B}$



$$2^6 \times 4 = 2^{10}$$

256 KB

$$= 512 \times 4\text{B}$$

$$\frac{512}{128} = 4$$

$$128 \times 4\text{B}$$

$$640 \times 4\text{B}$$

$$256 \times 4\text{B} = 2.56\text{ KB}$$

16. Consider a Computer System using 3 Level Paging Architecture with a uniform Page Size at all levels of Paging. The size of Virtual Address is 46 bits. Page Table Entries at all levels of Paging is 32 bits. What must be the Page Size in Bytes such that the Outer Page Table exactly fits in one frame of Memory. Assume Page Size is power of 2 in Bytes. Show the Virtual Address format indicating the number of bits required to access all the three levels of Page Tables and the Page offset of Virtual Address Space.



$$\text{Let } P.S = 2^x \text{ B}$$

$$F.S = 2^x$$



$$\therefore P.S = 2^{13} = 8 \text{ KB}$$

$$\frac{46 - 3x + 6}{2} = 2^x \quad \therefore x = 13$$

$$VAS = 2^{46}$$



Address Format :



$$\therefore 3y + x = 46 \quad \text{---} \textcircled{1}$$

$$3(x-2) + x = 46$$

$$3x - 6 + x = 46$$

$$4x = 52$$

$$x = 13$$

$$\therefore PS = 2^x = 2^{13} = 8 KB$$

$$\text{Let } PS = 2^x \text{ By}$$

OP_I should fit in one frame (2^x)

Size of OP_I \Rightarrow

$$(2^y) 4B = 2^x \text{ By}$$

$$y+2 = x$$



$$y = x - 2$$

(In the P.T
Addressing will be done to the entry of PT)


II. SEGMENTATION:

$S = \text{Seg-No}$
 $B = \text{Base Address}$
 $V = \text{length of Seg.}$

Program




- Paging does not preserve user's view of Memory allocation to programs.
- As per user's view of Mem. allocation, program is divided into logical units, known as segments. A segment may represent a function/procedure, O.S., S.T., etc.
- These segments are assumed to be stored in PAs @ $\text{Mem. r.g. locations.}$



How is PMS organized in Segmentation; as Variable partitions:


	IF	EF
Paging	✓ last page	X
Segment	X	✓ in PMS



Virtual Memory (VM) = { gives illusion to the programme
that a huge amount of memory
is available for executing programs
greater than the size of
given [available Physical Memory] }

$$\text{Ex: } \frac{\text{L.A.S}}{\text{VAS}} = 8\text{KB}; \quad \text{P.A.S} = 4\text{KB}; \quad \text{P.S} = 1\text{KB}$$

(Q4Q8)





↓
(Simple Paging)
↓
(Demand Paging)
(DP)

- **Virtual memory** – separation of user logical memory from physical memory.
 - Only part of the program needs to be in memory for execution
 - Logical address space can therefore be much larger than physical address space
 - Allows address spaces to be shared by several processes
 - Allows for more efficient process creation
- Virtual memory can be implemented via:
 - Demand paging ✓ (DP)
 - Demand segmentation —Theoretic

DP: Loading the pages of the program on demand @ Run Time from Disk to Memory.

8|7|2021

L·A·S = 8KB; PAS = 4KB; P·S = 1KB; N = 8 Pages; M = 4; p = 3; f = 2; d = 10 bits




V/I: Valid / Invalid bit


0 ↓
↓ 1
↓ NOT
↓ Page

- Process gets blocked
- OS VM M
- VM $\xrightarrow{}$ D·M
- D·M → locate the page
- Load the page into Memory
- Page replacement

Demand Paging (DP)
 Pure (DP) ↓
 (Execution of program starts with all empty frames)
 Prefetch (D.P)



{ The time to serve the
 Page fault is known as
 Page-fault Service Time }
 $\{ PFST = ms \}$



Steps of Page fault Service

Performance of V.M.:

→ Temporal Issue:


$$\rightarrow \text{EMAT} = m$$

$$\rightarrow \text{PPST} = s \quad [s \gg m]$$

$$\rightarrow \text{Page fault rate} = p \quad [0 \leq p \leq 1]$$

$$\rightarrow \text{Page-Hit ratio} = (1-p)$$

$$\boxed{\text{EMAT} = (1-p)m + p * \Delta} \quad \checkmark$$



→ Page-Replacement:

→ Reference-String = {Set of {successively unique} Pages referred in the given list of VAs}

P.S = 100 $P_i \rightarrow VAs = \{704; 823; 012; 056; 084; 122; 182; 801; 755; 964; 533; 550\}$

Ref. String = {7; 8; 0; 1; 8; 7; 9; 5} $\begin{matrix} l = \text{length} = 8 \\ n = \text{no. of unique Pages} = \{0, 1, 5, 7, 8, 9\} \end{matrix}$


VA

P	d
---	---

$$\begin{aligned} P &= VA/PS \\ d &= VA \% PS \end{aligned}$$

Process-demand-frames = 6

Frame Allocation Policies:



frame Alloc. Policies:

$$\rightarrow \text{no. of processes} = P_1 \dots P_n$$

$$\rightarrow \text{Total frames Avail} = M$$

$$\rightarrow \text{Demand of } P_i = s_i$$

$$\rightarrow \text{frames alloc. to } P_i = a_i = ?$$

$$\rightarrow \text{Total Demand} = D = \sum_{i=1}^n s_i$$

<u>s_i:</u>	<u>n=5 ; M=45</u>		
	<u>a)</u>	<u>b)</u>	<u>c)</u>
P ₁	10	9	5
P ₂	25	9	12
P ₃	5	9	2
P ₄	35	9	17
P ₅	15	9	7
D =	90		

a) Equal Alloc:

$$a_i = M/n$$

b) Proportionate Alloc:

$$a_i = \left(\frac{s_i}{D} \right) \times M$$

c) 50% rule

$$a_i = \left(\frac{s_i}{2} \right)$$

Page Replacement Techniques:

Ref. String = $\langle 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1 \rangle$

$$\ell = 20 \checkmark \\ n = 5 \\ K = 6$$

P.D.P

1 frame

L.R.U \sim optimal

Impl. of {L.R.U} / LRU Approximations

P	f	V/I	TOL
0	a	1	
1	b	1	
2	c	1	
3	d	1	

(i) FIFO :

Criteria: T.O.L

$$3 \text{ Frames} = 15 \therefore P = \frac{15}{20} = 75\%$$

$$4 \text{ Frames} = 10 \therefore P = \frac{10}{20} = 50\%$$

\downarrow

ii) Optimal Replacement:

{Replace the page which will not be referred for the longest duration of time in future references}

3F: 9 "Benchmark"

v) Counting Algo's

a) L.F.U : 13

b) M.F.U : 12

Criteria: C.O.R

Conflict: FIFO

iv) M.R.U
[most recently used]

3F: 16
4F: 12

\downarrow

Criteria: T.O.R


\uparrow

iii) L.R.U [Least Recently Used]

Not used for longest duration of time in the past.

3 Frames: 12 \checkmark

4 Frames: 8 \checkmark



Ref. Strings: $\langle 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5 \rangle$

(i) FIFO:

3F: 9
4F: 10

(ii) Optimal:

3F: 7
4F: 6

(No Belady's Anomaly)

(iii) LRU:

3F: 10
4F: 8

(No Belady's Anomaly)

(iv) MRU:

3F:
4F:

Belady's Anomaly:


{ with the increase in no. of frames to the process, page fault rate also sometimes increases }

only FIFO and FIFO-Based Algo. suffers from Belady's Anomaly

LRU Implementations:

(i) Counter Method:

n-bit Counter



Lt: Once the counter reaches last count value then it has to go to '0' & algo fails




P. fault → ②

P	f	V/I	T..R
0	a	1	15
1	b	1	12
2	-	0	-
3	c	1	8
4	d	1	10

(ii) Stack Method:

: 7, 0, 1, 2, 0, 3, 8, 4, 2, 3, -


Never fail



3-frames

such: '2n' stack

opns
even if no
Page fault.



STACK

Page No's are
Pushed onto
stack

LRU Approximations: { class of replacement techniques that pretend to work like LRU }

a) Reference Bit:

Criteria: $R \begin{cases} 0 \\ 1 \end{cases}$


- $R = 0$: Page Not referred so far during the present Epoch;
- $R = 1$: Page is referred atleast once during " " " ;

LRU

P	f	V/I	TOL	R
0	a	1	5	1
1	b	1	3	1
2	-	0	-	-
3	c	1	0	1
4	d	1	2	1

Page-Table

All Ref. bits are cleared to zero @ the end of epoch



b) Additional Ref. bits:

$R_1 R_2 R_3 R_4 R_5 R_6 R_7 R_8$ C.E

ovhd

8 SL
ops

P_i	1 1 1 0 1 0 1 1
P_j	1 1 0 0 1 1 1 1
P_k	1 1 1 1 1 1 1 1

3) Second chance / clock Algo:

Criteria: $(T \cdot O \cdot L + R)$

P	f	V/I	T0L	R	M
0	a	1	5	0	1
1	b	1	3	1	0
2	-	0	-	-	-
3	c	1	0	0	1
4	d	1	2	1	0


FIFO-based

Page-Table

$\left\{ \begin{array}{l} R: 1 \\ \text{Second-chance: } 4 \end{array} \right\}$

4) Enhanced Second chance (NOT Recently Used (NRU))

Criteria: $R + M$ (Modified bit)
dirty) $\left\{ \begin{array}{l} 0 - \text{clean} \\ 1 - \text{dirty} \end{array} \right.$



Thrashing: { Excessive/High paging activity }


Paging activity = { The act of Loading & Scanning the pages in the event of Page fault }

→ High Page fault rate = Thrashing [like deadlock is undesirable]
it leads underutiliz. of CPU
drop in throughput

→ Reasons for Thrashing :

Primary {
1) Lack of frames (Memory)
2) High degree of M-PV

16B → 50/55/100



Control Strategies

Prevent & Avoid

{ Controlling
Degree of
M. Pr }

LTS

Detect & Recovery

Process Suspension
(Medium Term Scheduler)

P.S
P.T.S : Large
I.F : Small
P. Fault rate :

Low CPU Utiliz.

High Degree of M. Pr

High Page-Disk Utiliz.

⇒ Thrashing

Other Reasons for Thrash

1) Page-Replacement Policy

2) Page-Size : Large
↓
(less no of pages)

* 3) Programming Techniques
(* Data Structures)

Programming Techniques & Data Structures: Storage Structures: $\frac{R \text{ Mo}}{C \text{ Mo}}$

Case-Study-1 09/07/2021

int A[1..128, 1..128];

No. of page-faults


✓ i: for $i \leftarrow 1$ to 128 }
 for $j \leftarrow 1$ to 128 }

$(128)^2 = 2^{14} = 16\text{K}$ A[j,i] = 1;

✓ ii. for $i \leftarrow 1$ to 128 ✓
 for $j \leftarrow 1$ to 128 }

story L.O.R <loc. of Reference>


P.S = 128 W; N pages = 128; P.D.P; FIFO



⇒ If the matrix is stored in Memory in R.M.O, then try to access in RMO only.

Case-Study-II:

Linear Search vs Binary Search [for very large-array]



obey locality
of reference

→ Binary Search may generate more P.F's

→ Every Subsequent Comparison may lead to P.F

" Programs are said to obey
Locality of Reference, iff,
they make references to
Pages present in
Memory "

Case Study -III:

Linked list vs Array :

(NCR)

→ Locality
CH

Case Study -IV:

usage of Stack :

- Good -

Push →




Case Study : Hash-Tables
: Bad

Working Set Strategy: { helps control thrashing & utilize Memory effectively }

↳ is based on Principle of L.O.R

$$\text{Prog.-Size} = \underline{\underline{63 \text{ KB}}} ; \text{ P.S. } = \underline{\underline{1 \text{ KB}}} ; N = 63 \text{ pages}$$

(50% rule)



Ref. Stg: 3, 8, 12, 7, 8, 10, 12, 22, 24, 23, 24, 22, 38, 40, 52, 60, 51, 50, 52, 40, 38, 41, ... (30)



Working Set-window = { Set of unique Pages referred during the past 'Δ' References } $\Delta = \text{integer} = \underline{\underline{\text{Pages}}}$

$$WSW_i^t = \{ 38, 40, 41, 50, 51, 52, 60 \}$$

$WSW_i^t = \underline{\underline{7}}$ (demand for frames)

WSW is a dynamic moving window with time
 △ : success
 Small Inc. P.F's Large ineffective utiliz. of Mem.

Framework:

→ n : no. of processes

→ s_i : wsws_i: demand of
 p_i fn frames

→ 'S': Total demand of all
processes

$$S = \sum_{i=1}^n s_i$$

→ Available Frames: M

Scenario 1:

M = S: No Thrashing

M > S: No Thrashing

< Inc. degree of
M-Pr >


Scenario 2:

M < S: Thrashing

→ apply Process

Suspension
(Swap-out)

File System & Device Management:



R/W operation time: : Seek-time (S.t) + Rotational + Transfer Time
 Unit of Transfer is Sector



R = Rotation-time

(rpm)

$$R \left[\begin{array}{l} 3600 \text{ r} - 60 \text{ s} \\ 1 \text{ r} - ? \\ \frac{60}{3600} \text{ s} = 1 \underline{\underline{.00}} \end{array} \right]$$



$$\begin{matrix} \uparrow & \text{ms} & \text{Latency} \\ \text{Move} & & (\underline{\underline{L.t}}) \\ & & \left(\frac{R}{2} \right) \text{ ms} \end{matrix} \quad : \left(\frac{x \cdot R}{y} \right) \text{ ms}$$

Sector-size = 'x' Bytes

Track-size = 'y' Bytes

Rot-time = R

$$\begin{matrix} y \text{ By} & - R \text{ ms} \\ x \text{ By} & - ? \end{matrix}$$

Ans

03. How long does it take to load a 64 Kbytes Program from a disk whose Average Seek time is 30 ms Rotation time is 20 ms, Track Size is 32 Kbytes, Page Size is 4 Kbytes. Assume that Pages of the Program are distributed randomly around the disk. What will be the % saving in time if 50% of the Pages of program are Contiguous?

$$T \cdot T \Rightarrow$$

$$32 \text{ KB} - 20 \text{ ms}$$

$$4 \text{ KB} - ?$$

$$\frac{20}{8} = 2.5 \text{ ms}$$



Program = 64 KB

N = 16 pages

8 pages are CG

Disk (ST: 30 ms
RT: 20 ms
TS: 32 KB)

PS: 4 KB

Time-to-load Program =

$$(Time\text{-to}\text{-load a page}) * N$$

$$= (S \cdot T + L \cdot T + T \cdot T)$$

$$= (30 + 10 + 2.5) * 16$$

$$= 42.5 * 16 = 680 \text{ ms} = 0.68 \text{ s}$$

$$Time\text{-to}\text{-load}\text{-Prog} = \frac{NCG}{(S \cdot T + L \cdot T + T \cdot T) * 8}$$

$$= (8 * 42.5) + (30 + 10 + 2.5)$$



$$= 400 \text{ ms} = 0.4 \text{ s}$$

$$\therefore Saving = \frac{0.28}{0.68} \approx \frac{28}{68} = (41.1\%)$$

Logical Structure of disk: (Formatting Process)

Partitions (Volumes) | minidisk : fdisk/df


⟨ FAT32; EXF4;
NTFS; ZFS; ... ⟩
UFS



→ Every Partition must be formatted with some file system.
⟨ putting infrastructure onto disk ⟩

{ Generic way }
R.Rthinky

Partition Structure due to formatting, with a File System:



File System Interface

→ Concept of File : { Collection of logically related records of an entity }

File as an A.D.T.: <Defn, Repr/Structure, Operations, Attributes>

Operations

- create
- open
- R|W|Tr|Modify
- seek
- close
- cp|Ren|Mov
- delete

Command
API

Raw
Structure
Flat
<Series of
Bytes>

Record



Structure
<Series of records>

Hierarchical
Structure
<B-Trees...>

Attributes : { Name, Id, Type, owner, size, Mode, Date & Time, permissions,
Gen-Attrib's } + location/path , + Blocks-in
loc-Attrib's

F.C.B

<File Control Block>




File System Implementation Issues:

a) Allocation Methods:

Partition



"DB" is a unit of allocation to files, directories or any data structure that gets stored on disk



$$\begin{aligned} \text{DBS} &= 512 \text{ bytes} \\ \text{File} &= 14 \text{ KB} \\ \text{Nod} &= 28 \\ \text{Nod KBs} &= 7 \text{ KBs} \\ \text{DBS} &= 2 \text{ KB} \\ \text{File} &= 13 \text{ KB} \\ \text{Nod KBs} &= 6 \text{ KBs} \\ \text{Total} &= 16 \text{ KBs} \end{aligned}$$

$$\begin{aligned} \text{Nod} &= 5 \\ \text{Nod KBs} &= 2.5 \text{ KBs} \\ \text{Nod KBs} &= 2.5 \times 1024 \text{ bytes} \\ \text{Nod KBs} &= 2560 \text{ bytes} \end{aligned}$$

$$\frac{\text{Data Blk}}{\text{Disk }} \Bigg) \text{ DB}$$

$\left\{ \begin{array}{l} \rightarrow \text{Synch. Mech.} \\ \rightarrow \text{M.L.P + V.M} \\ \rightarrow \text{F.S.T} \end{array} \right\}$

DBA: Disk Block Address (bits)
DBS: Disk Block Size (Bytes)

$$\text{Ex: } \underline{\text{DBA: 16 bits}}; \underline{\text{DBS: 1 KB}}$$

$$\rightarrow \underline{\text{Max. file size}} = \underline{\text{disk-size}}$$

$$\text{disk-size: } 2^{16} \times 1 \text{ KB} = 64 \text{ MB}$$

$$\text{disk size: } \underline{\text{Max}} \underline{\text{DBA}} \times \text{DBS By}$$

File Allocation Methods :

(i) Contiguous Allocation Methods:

If a File Needs 'K' blocks, then Contiguous 'K' blocks of Disk are allocated.

U-Area



Gen. Attributes		Loc. Attributes	
File Name	Start DSA	No. of Blks
KK.C	2	4
AK.C	7	5

Directory Structure

Performance Issues :

- 1) Int. fragmentation: ✓
 ↳ last block
- 2) External fragmentation: ✓
 ↳ Defrag : Heavy ×
 Time ↗
- 3) Type of access: Both
 ↳ (Fastest) (seq & Random)
- 4) Increasing existing file size: Infeasible

2) Linked Allocation / NCH:



Gen Attributes	Loc. Attributes		
filename	Start DBA	end DBA
KK.C	3	11

end-DBA


(To know
the consistency
of file access)

(Inc.
existing
file size)

Perf. Issues:

- 1) I. Frag: ✓
- A2) Ext frag: X
- 3) Type of access: only Sequential (Slow)
- A4) Inc. existing file: Flexible
- 5) links of file consume disk space
- 6) ptrs(links) are vulnerable
- 7) If link breaks file gets truncated.

3) Indexed Allocation: $(C_A + N_{ch})$: Each file is associated with an Index Block. Index Block is one of the 13 block of disk; Index Block contains addresses of Data Blocks in use by the file.



Case Studies :

1: UNIX / LINUX : Directory Implementation :

(*) I-Node Structure

\$ ls -i

FileName	I-Node
KK.c	23

UNIX directory

$\left\{ \begin{array}{l} DBA: 16 \text{ bits} \\ DBS: 1KB \end{array} \right\}$ Loc Attributes

Man FS: 64MB


Is this file size really possible = 64MB

Type	Gen Attributes
Owner	
L.C	
Date & Time	
:	
10 direct DBA's	10 KB
DBA's :	
Single Indirect DBA	i Index
Double Indirect DBA	j Index
Germany	

Each File is associated with an I-Node : I-Node Contain Attributes of File

$$\text{Max file size} : 10KB + 512KB + 256MB$$

$$\left\{ \begin{array}{l} 256 \cdot 512 MB \\ 2^4 \end{array} \right\} 2^4 \text{ level index} \downarrow \text{Data Blk}$$



II. DOS / WINDOWS :

Gen-Attributes				Loc-Attributes
filename	-	-	-	first DBA
K.C	-	-	-	3

Dir. entry structure $\langle 3, x, 0, K \rangle$

- No. of entries in FAT = No. of Blocks on Disk
- FAT entry contains Address of next DB in use
- ∴ unless otherwise $\langle \text{FAT entry - size} = \text{DBA} \rangle$

FAT-8, 12, 16, 32

FAT = File Alloc. Table (MFT)

FAT entry size

FAT-entries

0	K
1	
2	
3	-x- DBA
4	
x	o
y	
z	
K	-1
x'	
(n-1)	

(Tabular linked Alloc.)

05. Consider a Unix I-node structure that has 8 direct Disk Block Addresses and 3 Indirect Disk Block Addresses, namely Single, Double & Triple. Disk Block Size is 1Kbytes & each Block can hold 128 Disk Block Addresses.

Calculate (i) Maximum File Size with this I-Node Structure?

(ii) Size of Disk Block Address?

(iii) Is this File Size possible over the given Disk?

$$\begin{aligned} \text{File Size} : & \frac{8 \times 1\text{KB}}{\text{Direct}} + \frac{128 \times 1\text{KB}}{\text{S.I.}} + \frac{128 \times 128 \times 1\text{KB}}{\text{D.I.}} \\ & + \frac{128 \times 128 \times 128 \times 1\text{KB}}{\text{T.I.}} \\ & = 136\text{KB} \\ & = 0.136\text{MB} \\ \Rightarrow & 16 \cdot 136\text{MB} \\ \Rightarrow & 0.016136\text{GB} \\ \Rightarrow & (2.016)\text{GB} \quad \checkmark \end{aligned}$$

Max. Size
 $= 2^{64} \times 2^{10} = 2^{74}$

$$\begin{aligned} \text{DBA} : & 1\text{KB} \quad \text{DB} \\ & \boxed{128 \left[\begin{array}{c} \vdots \\ \vdots \end{array} \right]} \end{aligned}$$
$$\frac{1\text{KB}}{128} = \text{DBA}$$

$$\text{DBA} : 8 \text{ Bytes} = 64 \text{ bits}$$

$$\frac{10}{2^3} = 2^3 = 8$$

- ✓ 07. A File System with 300 G Byte Disk uses a File descriptor with 8 Direct Block Addresses, 1 Indirect Block Address and 1 Doubly Indirect Block Address. The size of each Disk Block is 128 Bytes and the size of each Disk Block Address is 8 Bytes. The maximum possible File Size in this file System is

- (a) 3 K Bytes (b) 35 K Bytes
(c) 280 K Bytes (d) Dependent on the size of the disk


Disk Free Space Management:

Consider a disk: 20MB

DBS: 1KB;

DBA: 16 bits; (2¹⁶)

$$\text{No. of Blks} = \frac{20\text{MB}}{1\text{KB}} = \boxed{\underline{20K}}$$



No. of Blks of free list need to

store all 20K free blocks = 40


$$\frac{20K^2}{512} = \boxed{40}$$

1 Blk - 512	?
- 20K	

(i) Free linked list: $\rightarrow \boxed{\square} \rightarrow \boxed{\square} \rightarrow \boxed{\square} \rightarrow \boxed{\square} \rightarrow \dots$

link all free Blks to form a list.

(ii) Free list: blocks of disk contains addresses of free blocks.



Addresses of free blocks.

✓ (iii) Bit Map: Associate Binary bit with each Block;

20K free Blocks:



$$\begin{aligned} \text{DBR: } & 1 \text{ KB} \\ \text{DBA: } & 16 \text{ bits} \end{aligned}$$

Bit Map	
1 0 1 1 0 1 0 1 0 1	
1 0 0 0 0 1 1 1 1	
0 0 0 1 1 1 1 0 1	
.....	

$$\begin{aligned} \text{Block} &= 1 \text{ KByte} \\ &(1 \text{ KB}) \\ &= 8 \text{ Kbytes} \end{aligned}$$

Q) How many blocks are needed
to store the Bit Map?

$$\begin{aligned} \text{Block} &= 8 \text{ Kbytes} \\ ? &= 20 \text{ Kbytes} \\ \frac{20 \text{ K}}{8 \text{ K}} &= 2.5 = \boxed{3 \text{ Rely}} \end{aligned}$$

Disk Service Scheduling:

Need:



CPU Schedly
SIS




DQ → [P_r P_c P_{b1} P_{b2}]

Disk Scheduler

Criteria



Generally the process requests come in the form of
Track No / cylinder No.




(i) FCFS:	(ii) Shortest Seek-time First (SSTF)	(iii) SCAN/Elevator:	(iv) LOOK:	(v) C-SCAN	(vi) C-LOOK:
Total no. of seeks: 640	Closet Track Went: 236	No. of seeks: $(199-53) + (199-14)$ = 331	$\therefore (183-53) + (183-14)$ = 299	$\therefore (199-53) + (199-0) + (37-0) = 382$	$\therefore (183-53) + (183-14) + (37-14)$ <u>322 ✓</u>

17. Consider a storage disk with 4 platters (numbered as 0,1,2 and 3), 200 cylinders (numbered as 0, 1, .. 199), and 256 sectors per track (numbered as 0, 1, .. 255). The following 6 disk requests of the form [sector number, cylinder number, platter number] are received by the disk controller at the same time:

[120, 72, 2], [180, 134, 1], [60, 20, 0] [212, 86, 3], [56, 116, 2], [118, 16, 1]
Currently the head is positioned at sector number 100 of cylinder 80, and is moving towards higher cylinder numbers. The average power dissipation in moving the head over 100 cylinders is 20 milliwatts and for reversing the direction of the head movement once is 15 milliwatts.

Power dissipation associated with rotational latency and switching of head between different platters is negligible. The total power consumption in milliwatts to satisfy all of the above disk requests using the Shortest Seek Time First disk scheduling algorithms is _____

Reqs: 72, 134, 20, 86, 116, 16



$$\frac{\text{Power dissip} : 20 \text{ mW}}{100 \text{ Sectors}}$$

Total Seekes: 200

Power dissip: 40 mW

Revering

$$\begin{aligned} & \frac{3 \times 15 = 45 \text{ mW}}{85 \text{ mW}} \\ & \quad \checkmark \quad \checkmark \end{aligned}$$


Leftovers:

(i) Fork System Call: Care-Study:

Creating a new/child Process:


```

    1) main()
    {
        1. printf("Hello");
    }
  
```



```

    2) main()
    {
        1. fork();
        2. printf("Hello");
    }
  
```




child is a replica of Parent, in terms of
(Code/text/Data)

(Execution in child, Starts from
Next Statement after fork)

```

main()
{
    1. printf(" Hi");
    {
        2. fork();
        {
            3. fork();
            4. printf("Hello");
        }
    }
}

```



```

main()
{
    fork();
    fork();
    fork();
    printf("Hello");
}

Total Processes : 8 → Hello
No. of New child : 7


```

No. of forks in Series	No. of children	Total Processes
1 f()	1	2
2 f()	3	4
3 f()	7	8
4 f()	15	16
\vdots		
$n-f()$	$(2^n - 1)$	2^n

$\boxed{\begin{array}{|l|} \hline \text{for } (i=1; i \leq n; i++) \\ \quad \text{fork();} \\ \hline \end{array}}$

No. of children = $(2^n - 1)$

Return-value of fork:




main()

```
{  
    int id; // Parent //  
    id = fork(); if (id < 0) exit();  
    if (id == 0)  
    {  
        // child //  
    } else  
    {  
        // Parent //  
    }  
    // child + Parent //
```

① main()

{ int a=3;

Parent



a++;
print(a);
if (fork() == 0)

{ a = a + 5;

print(a);
++a;

} else

{ a = a - 1;

print(a);
++a;

child

print(a);

G : main()

{ int i, n;

for (i=1; i<=n; ++i)

if (fork() == 0);
print('*');

}

No. of times "*" get printed = $(2^n - 1)$

= (2^n)


12/7/2021

Threads and Multithreading

: Thread is a light weight Process; 0 0 0 0

SSS

Addrs. Spac




Single Threaded Process
Traditional / conventional



Multi-Threaded Process

Need for multi-Threading :

Client - Server Environment



parent
n-child process

Server
H.D.D
Web Server

R.Q (R.R ($TQ = 3$))

generative way

(It would satisfy the
Starvation frequently one
after another)

Concurrent
Server

↳ (Multi process approach)
`fork();`

- Thread like a process is a unit of CPU utilization
- Thread " " " is an active entity
- " " " " is a schedulable unit.


Benefits of Threads :

- (i) Resource Sharing
- (ii) Cost effective (Economical)
- (iii) $|TCB| < |PCB|$
↳ less context switch overhead (light-weight)
- (iv) Improved performance
- (v) Can achieve computational speedup by exploiting multi-core (CPU) architectures



Types of Threads ↗ User-level-Threads (ULTs): Threads created and managed @ the user level by spl. Thread Packages / Libraries.

 ↗ Kernel-level " (KLTs)



→ Kernel-level-Threads (KLTs) : Win 32

Modeling : 1-1, M-M

→ We can Schedule KLT independently -

(i) Benefits of ULTs :

- Flexibility
- ULT switching is Superfast
- Examples: PThreads, java threads, Green Threads
- existence of Threads in Process is Transparent to O.S

Drawback of ULT :

→ If one thread needs to carry out IO, Sys Call then the whole process gets Blocked.

- Monitors: } is a collection of Procedures, Variables and Data structures
that are all grouped together in a special kind of
module/package.
- Class
(encapsulation
Abstraction)
- Procedures that run outside the monitor cannot access monitor internal variables & data structures.
They can activate monitor member functions.
 - Monitors have an important property that only one function/process can be active in the Monitor.
 - Monitors include special condition variables that support wait() and signal() operations.
They are used to meet the Synch. requirements.

```

monitor monitor name
{
    /* shared variable declarations */

    function P1 ( . . . ) {
        . . .
    }

    function P2 ( . . . ) {
        . . .
    }

    .

    function Pn ( . . . ) {
        . . .
    }

    initialization_code ( . . . ) {
        . . .
    }
}

```

Constructor

Figure 5.15 Syntax of a monitor.





Figure 5.16 Schematic view of a monitor.



5.8.2 Dining-Philosophers Solution Using Monitors

Next, we illustrate monitor concepts by presenting a deadlock-free solution to the dining-philosophers problem. This solution imposes the restriction that a philosopher may pick up her chopsticks only if both of them are available. To code this solution, we need to distinguish among three states in which we may find a philosopher. For this purpose, we introduce the following data structure:

```
enum {THINKING, HUNGRY, EATING} state[5];
```

Philosopher i can set the variable $\underline{\text{state}[i] = \text{EATING}}$ only if her two neighbors are not eating: $(\underline{\text{state}[(i+4) \% 5]} \neq \text{EATING})$ and $(\underline{\text{state}[(i+1) \% 5]} \neq \text{EATING})$.

L

R

```

monitor DiningPhilosophers
{
    enum {THINKING, HUNGRY, EATING} state[5];
    condition self[5];

    void pickup(int i) {
        state[i] = HUNGRY;
        test(i);
        if (state[i] != EATING)
            self[i].wait(); block
    }

    void putdown(int i) {
        state[i] = THINKING;
        test((i + 4) % 5); L
        test((i + 1) % 5); R } unlock
    }

    void test(int i) {
        if ((state[(i + 4) % 5] != EATING) &&
            (state[i] == HUNGRY) &&
            (state[(i + 1) % 5] != EATING)) {
            state[i] = EATING;
            self[i].signal();
        }
    }

    initialization_code() {
        for (int i = 0; i < 5; i++)
            state[i] = THINKING;
    }
}

```

```


DiningPhilosophers.pickup(i);
...
eat
...
DiningPhilosophers.putdown(i);


```

Figure 5.18 A monitor solution to the dining-philosopher problem.

Inverted-Paging (Reverse Paging):

$O(1)$ Time Search





→ All processes share one GPT
 → Search is by content
 take more time $O(n)$

(if key does not match any entry then it is Page fault)

Q) Consider a System with LA: 33 bits; PA: 25 bits
PS = 4 KB; e = 32 bits;

Calculate

$$(i) \text{ Conv. P.T. size} = \left(\frac{33}{2^{12}} \right) * 2^2 = 2^{35-12} = 2^{23} = \underline{\underline{8 MB}}$$

$$(ii) \text{ Inverted P.T. size} = \left(\frac{2^{25}}{2^{12}} \right) 2^2 B = 2^{27-12} = 2^{15} \\ = \underline{\underline{32 KB}}$$

(Used by
all processes)

Segmented-Paging : To overcome external fragmentation in Segmentation

$$V.A = 34 \text{ bits} : \langle S, d \rangle = \langle 18, 16 \rangle \text{ bits}$$



$$\text{Max. Seg-Size} : 2^{16} = \underline{\underline{64KB}}$$

$$\text{No. of Segments} : 2^{18} = \underline{\underline{256K}}$$

B = Page Table Address


	B	L
		(b)
b	1	2

Seg-Table



(When Seg-table become large
then we can apply Paging)

{Segmented - Paging}




18. Consider a System using Segmented-Paging Architecture with V.A.S = P.A.S = 2^{16} Bytes. The VAS is divided into 8 equal sized non-overlapping Segments. Paging is applied on Segment, with a Page size being a power of 2 in Bytes. The Page Table Entry size of the Page Tables

$$VAS = 2^{16} \text{ By}$$

$$\text{Seg-Size} = \frac{2^{16}}{8} = 2^{13} = \underline{\underline{8 \text{ KB}}}$$

$$\text{Let } P.S = 2^x \text{ By}$$

$$F.S = 2^x$$



$$\therefore P.T.S = (2^{13-x}) \cdot 2B$$

$$= (2^{14-x}) \text{ By}$$

Seg : 8 KB

$$N = \frac{2^{13}}{2^x} = 2^{(13-x)}$$

$$\therefore 2^{14-x} = 2^x$$

$$\therefore x = 7 \quad \therefore P.S = 2^7 = \underline{\underline{128 \text{ By}}}$$

$$e = 16 \text{ bits}$$

$$= 2B$$

19. Consider a System using Segmented-Paging Architecture. Paging is applied on Segment. The System maintains a 256 entry Page-Table per Segment. The Page Size of Segment is 8Kbytes. The Virtual Address Space supports 2K Segments. Page Table Entry Size is 16 bits while the Segment Table entry is 32 bits in size.


Calculate

- Size of Virtual Address Space
- Address Translation Space Overhead in Bytes. *is for instr*
- The number of levels of Memory accesses required for Address Translation.

~~work 44~~

3) 2-level
~~ST + PT + Page access~~

256 entry P.T per Seg.: P.S = 8KB




$$\begin{aligned} \text{Segment-Size} &= \overline{256} \times \overline{8KB} \\ &= \overline{2^8} \times \overline{2^3} = 2^1 \\ &= 2MB \end{aligned}$$

1) $V.A.S = 2K \times 2MB$
 $= 4MB$ ✓

2) $\underline{S.T} + \underline{P.T}$
 $\underline{2K \times 4B} + \underline{256 \times 2B} = 8KB + 512B$
 $= (8 \times 5) KB$ ✓

fork-Join Concurrency Construct

Syntax: $\text{Count} = 2$
 $\text{Sa};$
 $\text{fork L};$
 $\text{S}_i;$
 $\text{goto L}_1;$
 $L: \beta_j;$
 $L_1: \text{Join}(\text{Count}),$
 $\text{S}_k;$



Execution of fork statement results in starting two Computations concurrently. (i) @ label L
(ii) immediately after fork


Any statement that joins 2/more Computations, must have a join statement

Syntax: $\text{join}(\text{Count})$ $\text{Count} = \text{No. of Comp.'s it joins}$


$\text{join}(\text{int Count})$

{
 $\text{Count}--;$
 $\text{if} (\text{Count} \neq 0) \text{exit};$
 $\text{else return};$

atomic




Count = 3;
 S1;
 fork L;
 S2;-
 S4;
 fork K;
 S5;
 goto Z;
 L: S3 -
 goto Z;
 K: S6;
 Z: Join(count);
 S7;



Count = 3;
 S1;
 fork L
 S2
 goto K;
 L: fork Z
 S3;
 goto K;
 Z: S4;
 K: join(count);
 S5;

S1;
 fork L
 fork Z
 S3;
 L: S2;
 S3;
 goto K;
 Z: S4;



$c_1 = 2; c_2 = 2;$
 $\delta_1;$
 $\text{fork } L$
 $\delta_2;$
 $\delta_4;$
 $\text{fork } K;$
 $\delta_5;$
 $\text{goto } Z;$
 $L: \delta_3,$
 \downarrow
 $K: (\text{Join}(c_1))$
 $\delta_6;$
 $\text{goto } Z;$

$Z: \text{Join}(c_2);$
 $\delta_7;$

