## **MOSEL VITELIC**

## V52C8256 MULTIPORT VIDEO RAM WITH 256K X 8 DRAM AND 512 X 8 SAM

#### PRELIMINARY

HIGH PERFORMANCE V52C8256	60	70	80
Max. RAS Access Time, (t <sub>RAC</sub> )	60 ns	70 ns	80 ns
Max. CAS Access Time, (t <sub>CAC</sub> )	15 ns	20 ns	25 ns
Max. Column Address Access Time, (t <sub>AA</sub> )	30 ns	35 ns	40 ns
Min. Extended-Data-Out Cycle Time, (t <sub>PC</sub> )	30 ns	35 ns	40 ns
Min. Read/Write Cycle Time, (t <sub>RC</sub> )	120 ns	140 ns	150 ns
Max. Serial Access Time, (t <sub>SCA</sub> )	17 ns	17 ns	20 ns
Min. Serial Port Cycle Time, (t <sub>SCC</sub> )	22 ns	22 ns	25 ns

#### Features

- Organization
  - RAM Port: 262.144 words x 8 bits
  - . SAM Port: 512 words x 8 bits
- RAM Port
  - · Extended-Data-Out, Read-Modify-Write
  - · Persistent Mask Write
  - · Block Write/Flash Write
  - · 512 Refresh Cycles/8 ms
  - CAS-before-RAS Refresh, Hidden Refresh, RAS-only Refresh
- SAM Port
  - High Speed Serial Read/Write Capability
  - 512 Tap Locations
  - · Programmable Stops
- BAM-SAM Bidirectional Transfer
  - · Read/Write Transfer
  - · Split Read/Write Transfer
- Low Standby Current 8 mA
- Package
  - 40 pin 400 mil SOJ

## Description

The V52C8256 VRAM is equipped with a 262,144-words by 8-bits dynamic random access memory (RAM) port and a 512-words by 8-bits static serial access memory (SAM) port. The V52C8256 supports three types of operations: random access to and from the RAM port, high speed serial access to and from the SAM port, and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally.


In addition to the conventional multiport video RAM operating modes, the V52C8256 features the persistent mask write, programmable split SAM and split read/write transfer.

The V52C8256 is fabricated in CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.


### Device Usage Chart

Operating Temperature Range	Package Outline	Acc	ess Time	(ns)	Power	Temperature
	K	60	70	80	Std	Mark
0°C-70°C	•	•	•	•	•	Blank

Description	Pkg.	Pin Count
SOJ	К	40



## 40 Lead Pin Configuration



#### Pin Names

Name	Description
A0-A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
DT/OE	Data Transfer/Output Enable
WB/WE	Write per Bit/Write Enable
DSF	Special Function Control
W1/IO1-W8/IO8	Write Mask/Data In, Out
SC	Serial Clock
SE	Serial Enable
SIO1-SIO8	Serial Input/Output
QSF	Special Flag Output
VDD/VSS	Power (5V)/Ground
NC	No Connection

## Capacitance\*

 $\rm T_A=25^{\circ}C,\,V_{DD}=5~V~\pm10\%,\,V_{SS}=0~V,\,f=1MHz$ 

Symbol	Parameter	Min.	Мах.	Unit
C <sub>IN</sub>	Input Capacitance		7	pF
C <sub>IN/OUT</sub>	Input/Output Capacitance		9	pF
C <sub>OUT</sub>	Output Capacitance (QSF)		9	pF


<sup>\*</sup>Note: Capacitance is sampled and not 100% tested.

## Absolute Maximum Ratings\*

Ambient Temperature
Under Bias......-10°C to +80°C
Storage Temperature (plastic) ....-55°C to +125°C
Voltage Relative to V<sub>SS</sub>....-1.0 to +7.0 V
Short Circuit Out Current .....50 mA
Power Dissipation .....1 W

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

## Functional Diagram



# DC and Operating Characteristics (V<sub>DD</sub> = 5V ± 10%, T<sub>A</sub> = 0-70°C)

			-6	0	-7	0	-{	30	1	
Symbol	Parameter (RAM Port)	SAM Port	Min.	Max.	Min.	Мах.	Min.	Max.	Unit	Notes
I <sub>DD1</sub>	Operating Current RAS, CAS Cycling, t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
I <sub>DD1A</sub>		Active		140		130		120	mA	1, 2
I <sub>DD2</sub>	Standby Current RAS, CAS = V <sub>IH</sub>	Standby		8		8		8	mA	
DD2A		Active		60		55		50	mA	1, 2
I <sub>DD3</sub>	RAS-Only Refresh Current RAS Cycling, CAS = V <sub>IH</sub> , t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
I <sub>DD3A</sub>		Active		140		130		120	mA	1, 2
I <sub>DD4</sub>	Page Mode Current RAS = V <sub>IL</sub> , CAS Cycling, t <sub>PC</sub> = t <sub>PC</sub> Min.	Standby		75		70		65	mA	1, 2
I <sub>DD4A</sub>		Active		120		115		110	mA	1, 2
I <sub>DD5</sub>	CAS-before-RAS Refresh Current RAS Cycling, CAS before RAS, t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
DD5A	-	Active		140		130		120	mA	1, 2
I <sub>DD6</sub>	Data Transfer Current RAS, CAS Cycling, t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
I <sub>DD6A</sub>		Active		140		130		120	mA	1, 2
I <sub>DD7</sub>	Flash Write Current RAS, CAS Cycling, t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
I <sub>DD7A</sub>		Active		140		130		120	mA	1, 2
I <sub>DD8</sub>	Block Write Current RAS, CAS Cycling, t <sub>RC</sub> = t <sub>RC</sub> Min.	Standby		95		85		75	mA	1, 2
I <sub>DD8A</sub>		Active		140		130		120	mA	1, 2
I <sub>I(L)</sub>	Input Leakage Current $0V \le V_{ N } \le 5.5V$ , all other pins not under test = $0V$		-10	10	-10	10	-10	10	μА	
I <sub>O(L)</sub>	Output Leakage Current  0V ≤ V <sub>OUT</sub> ≤ 5.5V, Output Disable		-10	10	-10	10	-10	10	μА	
V <sub>OH</sub>	Output "H" Level Voltage I <sub>OUT</sub> = -1 mA		2.4		2.4		2.4		V	
V <sub>OL</sub>	Output "L" Level Voltage I <sub>OUT</sub> = 2 mA			0.4		0.4		0.4	٧	
VIH	Input High Voltage		2.4	V <sub>DD</sub> +	2.4	V <sub>DD</sub> + 1	2.4	V <sub>DD</sub> + 1	V	
V <sub>IL</sub>	Input Low Voltage		-1.0	0.8	-1.0	0.8	-1.0	0.8	V	

AC Electrical Characteristics Notes: 3, 4, 5

		-6	60	-7	0	-8	30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t <sub>RC</sub>	Random Read or Write Cycle Time	120		140		150		ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	170		185		195		ns	
t <sub>PC</sub>	Extended-Data-Out Cycle Time	30		35		40		ns	
t <sub>PRMW</sub>	Extended-Data-Out Read-Modify-Write Cycle Time	85		90		90		ns	
t <sub>RAC</sub>	Access Time from RAS		60		70		80	ns	6, 12
t <sub>AA</sub>	Access Time from Column Address		30		35		40	ns	6, 12
tcac	Access Time from CAS		15		20		25	ns	6, 13
t <sub>CPA</sub>	Access Time from CAS Precharge		35		40		45	ns	6, 13
toff	Output Buffer Turn-Off Delay	0	15	0	20	0	20	ns	8
t <sub>T</sub>	Transition Time (Rise and Fall)	3	35	3	35	3	35	ns	5
t <sub>RP</sub>	RAS Precharge Time	50		60		60		ns	
t <sub>RAS</sub>	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
tRASP	RAS Pulse Width (Extended-Data-Out only)	60	100K	70	100K	80	100K	ns	
t <sub>RSH</sub>	RAS Hold Time	15		20		25		ns	
t <sub>сsн</sub>	CAS Hold Time	60		70		80		ns	
t <sub>CAS</sub>	CAS Pulse Width	15	10K	20	10K	25	10K	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	20	45	20	50	20	55	ns	12
t <sub>RAD</sub>	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	12
t <sub>RAL</sub>	Column Address to RAS Lead Time	30		35		40		ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	10		10		10		ns	
t <sub>CPN</sub>	CAS Precharge Time	10		10		10		กร	
t <sub>CP</sub>	CAS Precharge Time (Extended-Data-Out)	10		10		10		ns	
t <sub>ASR</sub>	Row Address Setup Time	0		0		0		ns	
t <sub>RAH</sub>	Row Address Hold Time	10		10		10		ns	
t <sub>ASC</sub>	Column Address Setup Time	0		0		0		ns	
t <sub>CAH</sub>	Column Address Hold Time	10		10		12		ns	
t <sub>AR</sub>	Column Address Hold Time referenced to RAS	50		55		55		ns	
t <sub>RCS</sub>	Read Command Setup Time	0		0		0		ns	
t <sub>RCH</sub>	Read Command Hold Time	0		0		0		ns	9
t <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0		0		0		ns	9
t <sub>wc</sub> H	Write Command Hold Time	10		12		15		ns	
twcn	Write Command Hold Time referenced to RAS	50		55		55		ns	

## AC Electrical Characteristics (Cont'd)

		-€	0	-70		-80			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t <sub>WP</sub>	Write Command Pulse Width	10		12		15		ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	15		20		20		ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	15		20		20		ns	
t <sub>DS</sub>	Data Setup Time	0		0		0		ns	10
t <sub>DH</sub>	Data Hold Time	10		12		15		ns	10
t <sub>DHR</sub>	Data Hold Time referenced to RAS	50		55		55		ns	
twcs	Write Command Setup Time	0		0		0		ns	11
t <sub>RWD</sub>	RAS to WE Delay Time	80		90		100		ns	11
t <sub>AWD</sub>	Column Address to WE Delay Time	50		55		65		ns	11
tcwp	CAS to WE Delay Time	35		40		45		ns	11
tozc	Data to CAS Delay Time	0		0		0		ns	
t <sub>DZO</sub>	Data to OE Delay Time	0		0		0		ns	
toea	Access Time from OE		15		20		20	ns	6
t <sub>OEZ</sub>	Output Buffer Turn-Off Delay from OE	0	10	0	10	0	10	ns	8
toED	OE to Data Delay Time	10		10		10		ns	
t <sub>OEH</sub>	OE Command Hold Time	10		10	•	10	-	กร	
t <sub>ROH</sub>	RAS Hold Time referenced to OE	10		15		15		ns	
t <sub>CSR</sub>	CAS Setup Time for Cas-before-RAS Cycle	10		10		10		ns	
t <sub>CHR</sub>	CAS Hold Time for CAS-before-RAS Cycle	10		10		10		ns	
t <sub>RPC</sub>	RAS Precharge to CAS Active Time	0		0		0		ns	
t <sub>REF</sub>	Refresh Period		8		8		8	ms	
twsR	WB Setup Time	0		0		0		ns	
t <sub>RWH</sub>	WB Hold Time	10		10		12		ns	
t <sub>FSR</sub>	DSF Setup Time referenced to RAS	0		0		0		ns	
t <sub>RFH</sub>	DSF Hold Time referenced to RAS (1)	10		10		12		ns	
t <sub>FHR</sub>	DSF Hold Time referenced to RAS (2)	50		55		55		ns	
t <sub>FSC</sub>	DSF Setup Time referenced to CAS	0		0		0		ns	-
t <sub>CFH</sub>	DSF Hold Time referenced to CAS	10		10		12		ns	
t <sub>MS</sub>	Write-Per-Bit Mask Data Setup Time	0		0		0		ns	
t <sub>MH</sub>	Write-Per-Bit Mask Data Hold Time	10		10		12		ns	
t <sub>THS</sub>	DT High Setup Time	0		0		0		ns	
t <sub>THH</sub>	DT High Hold Time	10		10		12		ns	
t <sub>TLS</sub>	DT Low Setup Time	0		0		0		ns	
V52C8256 Bay	1.0 January 1995								

## AC Electrical Characteristics (Cont'd)

		-(	50	-7	70	-8	30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t <sub>TLH</sub>	DT Low Hold Time	10	10K	10	10K	12	10K	ns	
t <sub>RTH</sub>	DT Low Hold Time referenced to RAS (Real Time Read Transfer)	50	10K	60	10K	65	10K	ns	
t <sub>ATH</sub>	DT Low Hold Time referenced to Column Address (Real Time Read Transfer)	20		25		30		ns	
t <sub>CTH</sub>	DT Low Hold Time referenced to CAS (Real Time Read Transfer)	15		20		25		ns	
t <sub>TRP</sub>	DT to RAS Precharge Time	50		60		60		ns	
t <sub>TP</sub>	DT Precharge Time	20		20		20		ns	
t <sub>RSD</sub>	RAS to First SC Delay Time	60		70		80		ns	
t <sub>ASD</sub>	Column Address to First SC Delay Time	40		45		45		ns	
t <sub>CSD</sub>	CAS to First SC Delay Time	20		20		25		ns	
t <sub>TSL</sub>	Last SC to DT Lead Time (Real Time Read Transfer)	5		5		5		ns	
t <sub>TSD</sub>	DT to First SC Delay Time (Read Transfer)	15		15		15		ns	
t <sub>SRS</sub>	Last SC to RAS Setup Time (Serial Input)	20		25		25		ns	
t <sub>SDD</sub>	RAS to Serial Input Delay Time	30		40		40		ns	
t <sub>SDZ</sub>	Serial Output Buffer Turn-Off Delay from RAS (Write Transfer)	10	30	10	40	10	40	ns	8
t <sub>scc</sub>	SC Cycle Time	22		22		25		ns	
t <sub>SC</sub>	SC Pulse Width (SC High Time)	5		5		7		ns	
t <sub>SCP</sub>	SC Precharge Time (SC Low Time)	5		5		7		ns	
t <sub>SCA</sub>	Access Time from SC	-	17		17		20	ns	7
<sup>t</sup> soн	Serial Output Hold Time from SC	5		5		5		ns	
t <sub>SDS</sub>	Serial Input Setup Time	0		0		0		ns	
t <sub>SDH</sub>	Serial Input Hold Time	10		10		12		ns	
t <sub>SEA</sub>	Access Time from SE		17		17		20	ns	7
t <sub>SE</sub>	SE Pulse Width	10		10		10		ns	
t <sub>SEP</sub>	SE Precharge Time	10		10		10		ns	
t <sub>SEZ</sub>	Serial Output Buffer Turn-Off Delay from SE	0	20	0	20	0	20	ns	8
t <sub>SZE</sub>	Serial Input to SE Delay Time	0		0		0		ns	
t <sub>szs</sub>	Serial Input to First SC Delay Time	0		0		0		ns	
t <sub>sws</sub>	Serial Write Enable Setup Time	0		0		0		กร	
tswH	Serial Write Enable Hold Time	10		10		12		ns	

## AC Electrical Characteristics (Cont'd)


		-1	50	-70		-80			
Symbol	Parameter		Max.	Min.	Max.	Min.	Max.	Unit	Notes
tswis	Serial Write Disable Setup Time	0		0		0		ns	
t <sub>swiH</sub>	Serial Write Disable Hold Time 10 10					12		กร	
t <sub>STS</sub>	Split Transfer Setup Time	25		25		30		ns	
t <sub>STH</sub>	Split Transfer Hold Time	25		25		30		ns	
t <sub>SQD</sub>	SC-QSF Delay Time		25		25		25	ns	
t <sub>TQD</sub>	DT-QSF Delay Time		25		25		25	ns	
tcap	CAS-QSF Delay Time		30		35		35	ns	
t <sub>RQD</sub>	RAS-QSF Delay Time		70		75		75	ns	
t <sub>RCL</sub>	RAS-H to CAS-H Lead Time	0		0		0		ns	
t <sub>CRL</sub>	CAS-H to RAS-H Lead Time	0		0		0		ns	
t <sub>COH</sub>	Data Output Hold after CAS Low	5		5		5		ns	

#### Notes

- 1. These parameters depend on cycle rate.
- 2. These parameters depend on output loading. Specified values are obtained with the output open.
- 3. An initial pause of 200μs is required after power-up, followed by any 8 RAS cycles (DT/OE "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC measurements assume  $t_T = 5$  ns.
- V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>. Input signals transition from 0 to 3V for AC testing.
- RAM port outputs are measured with a load equivalent to 1 TTL load and 50 pF. D<sub>OUT</sub> reference levels: V<sub>OH</sub>/V<sub>OI</sub> = 2.0V/0.8V.
- SAM port outputs are measured with a load equivalent to 1 TTL load and 30 pF. D<sub>OUT</sub> reference levels: V<sub>OH</sub>/V<sub>OL</sub> = 2.0V/0.8V.
- t<sub>OFF</sub> (max.), t<sub>OEZ</sub> (max.), t<sub>SDZ</sub> (max.) and t<sub>SEZ</sub> (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
- 9. Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied for a read cycle.
- These parameters are referenced to CAS leading edge of early write cycles and to WB/WE leading edge in OE-controlled write cycles and read-modify-write cycles.
- 11. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min.), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min.) and t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min.), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 12. Operation within the t<sub>RCD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RCD</sub> (max.) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 13. Operation within the t<sub>RAD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.


## **TIMING WAVEFORMS**

## Read Cycle (Outputs Controlled by RAS)1




Note: 1.  $t_{CRL}$  is a reference parameter. If  $\overline{CAS}$  = High before  $\overline{RAS}$ ,  $t_{OFF}$  is referenced from the rising edge of  $\overline{RAS}$ .

## Read Cycle (Outputs Controlled by CAS)1



Note: 1.  $t_{RCL}$  is a reference parameter. If  $\overline{RAS}$  = High before  $\overline{CAS}$ ,  $t_{OFF}$  is referenced from the rising edge of  $\overline{CAS}$ .

## Extended-data-out Read Cycle



Note: 1. Write cycles or Read-Modify-Write cycles may be mixed with read cycles while in Extended-Data-Out.


## Write Cycle Function Table<sup>1</sup>

-	Logic States									
	R	AS Falling Ed	CAS	S Falling Edge						
Function	A DSF	B WB/WE	C Wi/IOi	D DSF	E <sup>2</sup> Wi/IOi					
Normal DRAM Write	0	1	х	0	DRAM Data					
Mask Write to DRAM	0	0	Write Mask <sup>3</sup>	0	DRAM Data (Masked)					
Block Write to DRAM (No Bit-Plane Mask)	0	1	х	1	Column Mask					
Mask Block Write to DRAM	0	0	Write Mask <sup>3</sup>	1	Column Mask					
Mask Flash Write to DRAM	1	0	Write Mask <sup>3</sup>	х	х					
Load Mask Data Register	1	1	х	0	Write Mask Data					
Load Color Register	1	1	x	1	Color Data					

Note: 1. Refer to this function table to determine the logic states of "A", "B", "C", "D" and "E" for the Write cycle timing diagrams on the following pages.


- 2. CAS and WB/WE falling edge. Whichever occurs later.
- Mask Data is loaded at RAS falling if nonpersistent mode is active. If persistent mode is active, mask data is supplied by the Mask Data Register and the Wi/IOi are "don't care" at the RAS falling edge.

## Early Write Cycle




Note: The logic states of "A", "B", "C", "D" and "E" determine the type of write operation performed. See the Write Cycle Function Table for a detailed description.

## Late Write Cycle




Note: The logic states of "A", "B", "C", "D" and "E" determine the type of write operation performed. See the Write Cycle Function Table for a detailed description.

## Read-Modify-Write Cycle



Note: The logic states of "A", "B", "C", "D" and "E" determine the type of write operation performed. See the Write Cycle Function Table for a detailed description.


## Extended-Data-Out Early Write Cycle



Note: 1. Read cycles or Read-Modify-Write cycles can be mixed with write cycles while in Extended-Data-Out.

2. The logic states of "A", "B", "C", "D" and "E" determine the type of write operation performed. See the Write Cycle Function Table for a detailed description.


## Extended-Data-Out Read-Modify-Write Cycle




Note: 1. Read or Write cycles can be mixed with Read-Modify-Write cycles while in Extended-Data-Out.

2. The logic states of "A", "B", "C", "D" and "E" determine the type of write operation performed. See the Write Cycle Function Table for a detailed description.

## RAS Only Refresh Cycle



## CAS before RAS Refresh Cycle




DT/OE	<u> ////</u>	////	////	////	7//	///	///	////	/////	/////	//////
	[/// <u>]</u>	: "H" O	)R "L"								2422

## **CBR Cycle Function Table**

	RAS Fall	ing Edge	•	
Code	Α	В	С	Function
CBRR	Х	0	Х	CBR refresh (reset all options)
CBRS	STOP address	1	0	CBR refresh (set STOP address)
CBRN	Х	1	1	CBR refresh (no reset options)


Note: The type of CBR operations are determined by the logic states of "A", "B" and "C".

## Hidden Refresh Cycle



Note: The type of CBR operations are determined by the logic states of "A", "B" and "C". See CBR Cycle Function Table for a detailed description.

## Read Transfer 1 (When part was previously in the Serial Input Mode)




## Notes:

- 1.  $\overline{SE} = L$ .
- 2. There must be no rising transitions.

 QSF = "L"—Lower SAM (0-255) is active QSF = "H"—Upper SAM (256-511) is active.


## Read Transfer 2 (Real Time Read Transfer)



#### Notes:

- 1.  $\overline{SE}$  = "L".
- 2. QSF = "L"—Lower SAM (0-255) is active QSF = "H"—Upper SAM (256-511) is active.

## Split Read Transfer




#### Notes:

QSF = "L"—Lower SAM (0-255) is active.
 QSF = "H"—Upper SAM (256-511) is active.

Programmable stop address or SAM half boundary (255 or 511). See the Programmable Split SAM functional description for detail.

2694 14

## Masked Write Transfer (when part was previously in the serial output mode)




#### Notes:

- 1.  $\overline{SE} = L$ .
- 2. There must be no rising transitions.

 QSF = "L"—Lower SAM (0-255) is active QSF = "H"—Upper SAM (256-511) is active.

## Masked Split Write Transfer




### NOTES:

- 1. SE = "L".
- 2. QSF = "L"—Lower SAM (0-255) is active QSF = "H"—Upper SAM (256-511) is active.
- V52C8256 Rev. 1.0 January 1995


- 3. Si is the SAM start address in before SWT.
- STOP i and STOP j are programmable stop addresses.

### Serial Read Cycle



2422 17

## Serial Write Cycle



#### Pin Functions

## Address Inputs; A0-A8

The 18 address bits required to decode 8 bits of the 2,097,152 cell locations within the dynamic RAM memory array of the V52C8256 are multiplexed onto 9 address input pins ( $A_0$ - $A_8$ ). Nine row address bits are latched on the falling edge of the row address strobe ( $\overline{RAS}$ ) and the following nine column address bits are latched on the falling edge of the column address strobe ( $\overline{CAS}$ ).

#### Row Address Strobe: RAS

A random access cycle or a data transfer cycle begins at the falling edge of RAS. RAS is the control input that latches the row address bits and the states of CAS, DT/OE, WB/WE and DSF to invoke the various random access and data transfer operating modes shown in Table 1. RAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper

device operation and data integrity. The RAM port is placed in standby mode when the RAS control is held HIGH.

#### Column Address Strobe: CAS

CAS is the control input that latches the column address bits and the state of the special function input DSF. DSF is used in conjunction with the RAS control to select either read/write operation or the special Block Write feature on the RAM port when DSF is held LOW at the falling edge of RAS. Refer to the functional truth table shown in Table 1. CAS has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity.

#### Data Transfer/Output Enable: DT/OE

The DT/OE input is a multifunction pin. When DT/OE is HIGH at the falling edge of RAS, RAM port operations are performed and DT/OE is used as an output enable control. When the DT/OE is LOW at the falling edge of RAS, a data transfer operation is started between the RAM port and the SAM port.

## Write Per Bit/Write Enable: WB/WE

The WB/WE input is also a multifunction pin. When WB/WE is "high" at the falling edge of RAS, during RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. When WB/WE is "low" at the falling edge of RAS, during RAM port operations, the write-per-bit function is enabled. The WB/WE input also determines the direction of data transfer between the RAM array and the serial register (SAM).

When WB/WE is "high" at the falling edge of RAS, the data is transferred from RAM to SAM (read transfer). When WB/WE is "low" at the falling edge of RAS, the data is transferred from SAM to RAM (masked write transfer).

## Write Mask Data/Data Input and Output: W<sub>1</sub>/IO<sub>1</sub>-W<sub>8</sub>/IO<sub>8</sub>

When the nonpersistent mask write function is enabled, the mask data on the W<sub>i</sub>/IO<sub>i</sub> pins is latched into the write mask register (WM1) at the falling edge of RAS. Data is written into the DRAM on data lines where the write-mask data is a logic "1". Writing is inhibited on data lines where the write-mask data is a logic "0". The write-mask data is valid for only one cycle. Data is written into the RAM port during a write

or read-modify-write cycle. The input data is latched at the falling edge of either  $\overline{CAS}$  or  $\overline{WB/WE}$ , whichever occurs late. During an early-write cycle, the outputs are in the high-impedance state. Data is read out of the RAM port during a read or read-modify-write cycle. The output data becomes valid on the  $W_i/IO_i$  pins after the specified access times from  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{DT/OE}$  and column address are satisfied.

#### Serial Clock: SC

In the serial read cycle, the 4096 bits in the Data Register are available in sequential order on a Low-to-High transition on SC (starting from the location specified in the data transfer cycle).

In the serial write cycle, a Low-to-High transition on SC latches the data on the SIO1-SIO8 input.

The serial clock should not let it be floated. It should be held at either logic LOW or HIGH to prevent false serial counter increment information.

#### Serial Enable: SE

The  $\overline{SE}$  input is used to enable serial access operation. In a serial read cycle,  $\overline{SE}$  is used as an output control. In a serial write cycle,  $\overline{SE}$  is used as a write enable control. When  $\overline{SE}$  is "high", serial access is disabled, however, the serial address pointer location is still incremented when  $\overline{SE}$  is "high".

#### **Special Function Control: DSF**

Falling edge of RAS and CAS latch the DSF input level to initiate one of the operations shown in Table 1.

#### Special Function Output: QSF

QSF indicates which side of the split register is active. QSF high shows that the upper half (addresses 256 through 511) is active; QSF low indicates the lower half (addresses 0 through 255).

#### Serial Input/Output: SIO1-SIO8

Serial input and output share common I/O pins. Serial input or output mode is determined by the most recent read or write transfer. When a read transfer cycle is performed, the SAM port is in the output mode. When a write transfer cycle is performed, the SAM port is switched from output mode to input mode. During the subsequent write transfer cycle, the SAM remains in the input mode.

## **Operation Mode**

The RAM port and data transfer operating of the V52C8256 are determined by the state of CAS, DT/OE, WB/WE and DSF at the falling edge of RAS

and by the state of DSF at the falling edge of  $\overline{\text{CAS}}$ . Table 1 shows the functional truth table for a listing of all available RAM port and transfer operations.

**Table 1. Functional Truth Table** 

		RASĮ			CAS⊋	Address		W/10				Register		
Code	Function			WB/ WE	DSF	DSF	RASŲ	CASĮ	RAS & CAS/WE		Write Mask	Pers. WM	WM	Color
CBRR	CBR refresh with register reset	0	•	•	0	_	•	•	•	•	_	Reset	Reset	_
CBRS	CBR refresh with stop register set	0	•	0	1	_	STOP	•	•	•	_	_	_	_
CBRN	CBR refresh (no reset)	0	•	1	1	_	•	•	•	•	_			_
ROR	RAS-only refresh	1	1	•	0	-	Row					_		_
MWT	Masked write transfer	1	0	0	0	•	Row	TAP	WM1	•	Yes	No/Yes	Load Use	_
MSWT	SWT Masked split write transfer		0	0	1	•	Row	TAP	WM1	•	Yes	No/Yes	Load Use	_
RT	Read transfer	1	0	1	0	•	Row	TAP	•	•	_	_		_
SRT	Split read transfer	1	0	1	1	•	Row	TAP	•	•	_	_	_	_
RWM	M Read/write (new/old mask)		1	0	0	0	Row	Column	WM1	D <sub>IN</sub> ,D <sub>OUT</sub>	Yes	No/Yes	Load Use	-
BWM	VM Masked block write (new/old)		1	0	0	1	Row	Column A2c-A8c	WM1	Column Select	Yes	No/Yes	Load Use	Use
FWM	Masked flash write	1	1	0	1	•	Row	•	WM1	-	Yes	No/Yes	Load Use	Use
RW	Read write (no mask)	1	1	1	0	0	Row	Column	•	D <sub>IN</sub> ,D <sub>OUT</sub>	No	No		_
BW	Block write (no mask)	1	1	1	0	1	Row	Column A2c-A8c	•	Column Select	No	No	-	Use
LMR	Load/Read mask reg. (old mask set)	1	1	1	1	0	Row	•	•	Mask Data	-	Set	Load	_
LCR	Load/Read color register	1	1	1	1	1	Row	•	•	Color Data	_	-		Load

#### NOTES:

- 1. With CBRS, SAM operations use stop register.
- MWT, RWM, BWM, FWM and MSWT use old mask which is loaded by previous LMR cycle and can be reset by CBRR.
- 3. •= "0" or "1", = not used, Pers. = persistent

If the DSF is HIGH at the falling edge of RAS, special functions such as split transfer, flash write, load mask register, load color register, CBRS and CBRN can be invoked.

If the DSF is LOW at the falling edge of  $\overline{RAS}$  and HIGH at the falling edge of  $\overline{CAS}$ , the block write feature can be enabled.

### RAM Port Operation

### RAS-Only Refresh

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with the "RAS-Only" cycle.

#### CAS-before-RAS Refresh

The V52C8256 also offers an internal-refresh function. When  $\overline{\text{CAS}}$  is held "low" for a specified period (t<sub>CSR</sub>) before  $\overline{\text{RAS}}$  goes "low", an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycle. For successive  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles,  $\overline{\text{CAS}}$  can remain "low" while cycling  $\overline{\text{RAS}}$ .

#### Hidden Refresh

A hidden refresh is a CAS-before-RAS refresh performed by holding CAS "low" from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling RAS after the specified RAS-precharge period (refer to Figure 1).

#### Flash Write Cycle, Write Only (FWM new mask)

A single RAS cycle clears or sets the eight 512-bit data sets on the selected one of 512 rows. The Color Register data previously stored in provides the Flash Write data. Bit mask data is latched on a falling edge of RAS during this cycle. This operation is most effective for fast "clear screen" operations in graphic systems.

### Flash Write Cycle, Write only (FWM old mask)

Same as the FWM except the Mask Register provides the bit mask data. The Mask Register data previously stored by the LMR cycle provides the Flash Write mask data.

### Load Color Register Cycle, Read & Write (LCR)

Load Color Register cycle is identical to the Load Mask Register cycle except DSF is HIGH when CAS goes LOW. An on-chip 8-bit Color Register is provided for use during the Flash or Block Write operation. This cycle is similar to the Load Mask Register read or write cycle. The contents of the 8-bit Color Register are retained until changed by new data. The Color Register data is read or write through the common Wn/IOn pins.

## Load Mask Register Cycle (LMR).

In this cycle, data on  $W_n/IO_n$  is written to an 8-bit write mask register, where it is retained and used by subsequent masked write and masked block write cycles.

#### **Block Write**

Block write is also a special RAM port write operation which, in a single RAS cycle, allows for the data in the color register to be written into 4 consecutive column address locations starting from a selected column address in a selected row. The block write operation can be selectively controlled on an I/O basis and a column mask capability is also available.

A block write cycle is performed by holding CAS and DT/OE "high" and DSF "low" at the falling edge of RAS and by holding DSF "high" at the falling edge of CAS. The state of the WB/WE input at the falling edge of RAS determines whether or not the I/O data mask is enabled (WB/WE must be "low" to enable the I/O data mask or "high" to disable it). At the falling edge of RAS, a valid row address and I/O mask data are also specified. At the falling edge of




Figure 1. Hidden Refresh Cycle

Mask

Mask


- Mask - Mask

MOSEL VITELIC V52C8256

CAS, the starting column address location and column mask data must be provided. During a block write cycle, the 2 least significant column address locations (AOC and A1C) are internally controlled and only the seven most significant column addresses (A2C-A8C) are latched at the falling edge of CAS. (Refer to Figure 2.)

An example of the block write function is shown in Figure 3 with a data mask on W1/IO1, W4/IO4, W6/IO6, W7/IO7 and column 2. Block write is most effective for window clear and fill operations in frame buffer applications, as shown on Figure 4.

Mask



	Mask Data	Column Select	Color Register	19ata		Column 0	Column 1	Column 2	Column 3
W <sub>1</sub> /10 <sub>1</sub>	0	1	0		W <sub>1</sub> /10 <sub>1</sub>				
W <sub>2</sub> /10 <sub>2</sub>	1	1	0		W <sub>2</sub> /10 <sub>2</sub>	0	0		0
W <sub>3</sub> /10 <sub>3</sub>	1	0	1	] '	W <sub>3</sub> /10 <sub>3</sub>	1	1		1
W <sub>4</sub> /10 <sub>4</sub>	0	1	1	1	W <sub>4</sub> /10 <sub>4</sub>				
W <sub>5</sub> /10 <sub>5</sub>	1	-	1		W <sub>5</sub> /10 <sub>5</sub>	1	1		1
W <sub>6</sub> /10 <sub>6</sub>	0	_	1		W <sub>6</sub> /10 <sub>6</sub>				
W <sub>7</sub> /10 <sub>7</sub>	0	_	0		W <sub>7</sub> /10 <sub>7</sub>				
W <sub>8</sub> /10 <sub>8</sub>	1	_	0	1	W <sub>8</sub> /10 <sub>8</sub>	0	0		0

Figure 3. Example for Block Write




Figure 4. Example of Block Write Application

## Block Write Cycle With New Mask, Write only (BWM)

Data on the W1/IO1–W8/IO8 allows for masking during a Block Write cycle. This operation is the same as a standard Masked Write cycle with new mask, but four consecutive columns are written.

## Block Write Cycle With Old Mask, Write only (BWM)

Block Write cycle requires the mask data previously stored in the Mask Register. LMR cycle is required to store the mask data. Four consecutive columns are written by a single Block Write cycle.

#### **SAM Port Operation**

#### Serial Port Read

The serial read port is used to serial read the previously loaded contents of the serial data register starting from a specified column address set by the previous read or split read transfer.

#### Read Data Transfer (RT) Read

In a full-row Read Data transfer cycle, one of the 512 rows is selected by the row address and the transfer starting address is specified by column address, followed by Serial Read cycle, transfers the memory data to the both split Serial Data Registers. A LOW-to-HIGH transition on a  $\overline{\text{DT}/\text{OE}}$  input transfers 4096 bits of the memory data to the eight Serial Data Registers. Although the Read Data transfer cycle inhibits the boundary jump in the Read Data transfer, the data in the stop register remains unchanged. During the cycle the QSF output reflects by the column address.

#### Split Read Data Transfer (SRT), Read

During a split read data transfer cycle, a half row of memory data is transferred to the inactive split half serial registers. The row addresses select the half row to be transferred and the column addresses (A7-A0) set the tap or pointer for the start of the serial read operation. A split read transfer does not change the direction of the serial port I/O.

## Hyper-page Mode-Extended Data Output, Read & Write

Hyper-page mode timing is similar to the Fast Page mode. Same as in the Fast Page mode, maintaining RAS LOW while a HIGH-to-LOW transition on CAS input latches successive column addresses. Hyper-page mode allows conventional read, write and read-modify-write. The Write-Per-Bit control remains effective throughout the mode.

The Hyper-page mode offers an extended data output which eliminates the toff Tri-state and the output data to remain active even  $\overline{\text{CAS}}$  goes HIGH. Hyper-page mode eliminates the Tri-state data float skew and achieves faster page cycle time.

#### **Serial Port Write**

Serial data can be written to Serial Data Register specified by the column address for the starting address specified by the previous write or split write transfer. Subsequently the data can be transferred to memory array location specified by the row address.V52C8256 allows both a split write and full register write transfer.

#### Masked Write Data Transfer (MWT), Write

The Masked Write Data Transfer with Write-Per-Bit transfers the data from both split Serial Registers to the memory array specified by the row address. Column address specifies the start location of the following Serial Write operation. If Serial Read operation was performed previously, the MWT operation requires the serial I/O direction change. In addition, SC clock should not be applied during all MWT cycles and the system timing must meet the  $t_{\rm SRS}$  and  $t_{\rm RSD}$ .

Unless the masking or Write-Per-Bit function is applied, the content of the memory array will be effected by the Write Data Transfer. A Write-Per-Bit mask inhibits data from being transferred to the memory array.

The MWT cycle disables the boundary jump function of the Serial Port in the mean time content of the Stop Register is unchanged. QSF output will reflect by the column address during the MWT cycle.

## Masked Split Write Data Transfer (MSWT), Write

This mode allows the data transfer from the selected split-half Serial Reister to the half row in the memory array specified by the row address. Serial Port data is always transferred from inactive half of the split register to the half row in the memory array specified by the row address.

The same Write-Per-Bit function works as described in the MWT cycle.

## **QSF Special Function Output, Read**

This output indicates which half of the serial data register is active. The QSF output is synchronized with the SC rising edge. A high indicates an upper

half address (256-511) and low indicates a lower half address (0-255).

### **Stopping Column Control**

Unlike 1M-bit VRAM products, the V52C8256 is equipped with an 8-bit Stop Register, indicates a boundary location in each Split half register. The Stop Register value is stored during a special CAS-Before-RAS cycle (CBRS).

A0-A7 data represented as stop value. Stop Register set cycle specifies sixteen different stop boundaries for each half register. Stop Register allows mid-register to mid-register jump (see Table 3).

Table 3. Stop Register Set

Stop Register Value A7–A0	Boundary Location (Jumps to tap after accessing this boundary)						
1111 XXXX	255, 511 (default)						
0111 XXXX	127, 255, 383, 511						
X011 XXXX	63, 127, 191, 255, 319, 383, 447, 511						
XX01 XXXX	31, 63, 95, 127, 159, 191, 223, 255, 287, 319, 351, 383, 415, 447, 479, 511						
XXX0 XXXX	15, 31, 47, 63, 79, 95, 111, 127, 143, 159, 175, 191, 207, 223, 239, 255, 271, 287, 303, 319, 335, 351, 367, 383, 399, 415, 431, 447, 463, 479, 495, 511						

X: Don't care

 	1	2	3	3	4	5	5	6	7
	CBRS or CBR				Masked Write Data Transfer	Split Write Data Transfers	Split Write Data Transfers	Read Data Transfer	Split Read Data Xfer

#### NOTES:

- A CBRS or CBR is required to set up the serial register boundaries. A CBR alone or a CBRS with A7-A0 set to (11111111) sets the serial register to 255 and 511 splits.
- 2. A full line data transfer is required before a sequence of split read or write transfers.
- Rising edges of SC clocks are not allowed in this restricted window for serial address 255 and 511. The restricting parameters are t<sub>STS</sub> and t<sub>STH</sub>.
- 4. No SC clocks are allowed during the period specified by t<sub>SRS</sub>.
- Rising edges of SC clocks are not allowed in this restricted window for serial addresses 255 and 511. The restricting parameters are t<sub>STS</sub> and t<sub>STH</sub>.
- 6. No SC clocks are allowed during the period specified by t<sub>SRS</sub>.
- 7. The numbers at SIO<sub>n</sub> indicate the serial read or write address.

Figure 5. Example of Split Read and Split Write Data Transfers (Sheet 1 of 3)




Figure 6. Example of Split Read and Split Write Data Transfers (Sheet 2 of 3)




Figure 7. Example of Split Read and Split Write Data Transfers (Sheet 3 of 3)

## Power-Up

Power must be applied to the RAS and DT/OE input signals to pull them "high" before or at the same time as the V<sub>DD</sub> supply is turned on. After power-up, a pause of 200 µseconds minimum is required with RAS and DT/OE held "high". After the pause, a minimum of 8 RAS and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the DT/OE signal must be held "high". If the internal refresh counter is used, a minimum 8 CAS-before-RAS initialization cycles are required instead of 8 RAS cycles.

#### **Initial State After Power-Up**

When power is achieved with RAS, CAS, DT/OE and WB/WE held "high", the internal state of the V52C8256 is automatically set as follows.

However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 µs pause followed by a minimum of 8 RAS cycles and 8 SC cycles) and before valid operations begin.

	State after power-up
SAM port	Input Mode
QSF	0
Color Register	unknown