-
Notifications
You must be signed in to change notification settings - Fork 34
/
system-device-tree.dts
880 lines (773 loc) · 21.7 KB
/
system-device-tree.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
/dts-v1/;
/ {
compatible = "xlnx,versal-vc-p-a2197-00-revA", "xlnx,versal-vc-p-a2197-00", "xlnx,versal-vc-p-a2197", "xlnx,versal";
#address-cells = <0x2>;
#size-cells = <0x2>;
model = "Xilinx Versal A2197 Processor board revA";
amba_xppu: indirect-bus@1 {
compatible = "indirect-bus";
#address-cells = <0x2>;
#size-cells = <0x2>;
lpd_xppu: xppu@ff990000 {
compatible = "xlnx,xppu";
reg = <0x0 0xff990000 0x0 0x1000>;
#firewall-cells = <0x0>;
};
pmc_xppu: xppu@f1310000 {
compatible = "xlnx,xppu";
reg = <0x0 0xf1310000 0x0 0x1000>;
#firewall-cells = <0x0>;
};
};
cpus_a72: cpus {
#address-cells = <0x1>;
#size-cells = <0x0>;
#cpus-mask-cells = <0x1>;
compatible = "cpus,cluster";
cpu@0 {
compatible = "arm,cortex-a72", "arm,armv8";
device_type = "cpu";
enable-method = "psci";
operating-points-v2 = <0x1>;
reg = <0x0>;
cpu-idle-states = <0x2>;
clocks = <0x3 0x4d>;
};
cpu@1 {
compatible = "arm,cortex-a72", "arm,armv8";
device_type = "cpu";
enable-method = "psci";
operating-points-v2 = <0x1>;
reg = <0x1>;
cpu-idle-states = <0x2>;
};
};
cpus_r5: cpus-cluster@0 {
#address-cells = <0x1>;
#size-cells = <0x0>;
#cpus-mask-cells = <0x1>;
compatible = "cpus,cluster";
bus-master-id = <0x0 0x1>;
#ranges-size-cells = <0x1>;
#ranges-address-cells = <0x1>;
address-map = <0xf1000000 &amba 0xf1000000 0xeb00000>,
<0xf9000000 &amba_rpu 0xf9000000 0x10000>,
<0x0 &memory 0x0 0x80000000>,
<0x0 &tcm 0xFFE90000 0x10000>;
cpu@0 {
compatible = "arm,cortex-r5";
device_type = "cpu";
reg = <0x0>;
};
cpu@1 {
compatible = "arm,cortex-r5";
device_type = "cpu";
reg = <0x1>;
};
};
microblaze0: cpus-cluster@1 {
#address-cells = <0x1>;
#size-cells = <0x0>;
#cpus-mask-cells = <0x1>;
compatible = "cpus,cluster";
bus-master-id = <0x11>;
#ranges-size-cells = <0x1>;
#ranges-address-cells = <0x1>;
address-map = <0xf1000000 &amba 0xf1000000 0xeb00000>,
<0x0 &memory 0x0 0x80000000>;
cpu@0 {
compatible = "xlnx,microblaze";
device_type = "cpu";
reg = <0x0>;
};
};
pmc: cpus-cluster@2 {
#address-cells = <0x1>;
#size-cells = <0x0>;
#cpus-mask-cells = <0x1>;
compatible = "cpus,cluster";
bus-master-id = <12>;
#ranges-size-cells = <0x1>;
#ranges-address-cells = <0x1>;
address-map = <0xf1000000 &amba 0xf1000000 0xeb00000>,
<0x0 &memory 0x0 0x80000000>;
cpu@0 {
compatible = "xlnx,microblaze";
device_type = "cpu";
reg = <0x0>;
};
};
fpga {
compatible = "fpga-region";
fpga-mgr = <0x4>;
#address-cells = <0x2>;
#size-cells = <0x2>;
};
versal_fpga {
compatible = "xlnx,versal-fpga";
phandle = <0x4>;
};
amba_apu: apu-bus@f9000000 {
compatible = "simple-bus";
#address-cells = <0x2>;
#size-cells = <0x2>;
ranges;
gic_a72: interrupt-controller@f9000000 {
compatible = "arm,gic-v3";
#interrupt-cells = <0x3>;
#address-cells = <0x2>;
#size-cells = <0x2>;
ranges;
reg = <0x0 0xf9000000 0x0 0x80000 0x0 0xf9080000 0x0 0x80000>;
interrupt-controller;
interrupt-parent = <&gic_a72>;
interrupts = <0x1 0x9 0x4>;
num_cpus = <0x2>;
num_interrupts = <0x60>;
phandle = <0x5>;
gic-its@f9020000 {
compatible = "arm,gic-v3-its";
msi-controller;
msi-cells = <0x1>;
reg = <0x0 0xf9020000 0x0 0x20000>;
phandle = <0x1b>;
};
};
iommu: smmu@fd800000 {
compatible = "arm,mmu-500";
status = "okay";
reg = <0x0 0xfd800000 0x0 0x40000>;
stream-match-mask = <0x7c00>;
#iommu-cells = <0x1>;
#global-interrupts = <0x1>;
interrupt-parent = <&gic_a72>;
interrupts = <0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4 0x0 0x6b 0x4>;
};
timer {
compatible = "arm,armv8-timer";
interrupt-parent = <&gic_a72>;
interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
};
};
amba_rpu: rpu-bus@0 {
compatible = "indirect-bus";
#address-cells = <0x2>;
#size-cells = <0x2>;
gic_r5: interrupt-controller@f9000000 {
compatible = "arm,pl390";
#interrupt-cells = <3>;
interrupt-controller;
reg = <0x0 0xf9000000 0x0 0x1000 0x0 0xf9000000 0x0 0x100>;
};
};
amba: axi@f1000000 {
compatible = "simple-bus";
#address-cells = <0x2>;
#size-cells = <0x2>;
ranges;
#interrupt-cells = <3>;
/* copy all attributes from child to parent */
interrupt-map-pass-thru = <0xffffffff 0xffffffff 0xffffffff>;
/* mask all child bits to always match the first 0x0 entries */
interrupt-map-mask = <0x0 0x0 0x0>;
/* 1:1 mapping of all interrupts to gic_a72 and gic_r5 */
/* child address cells, child interrupt cells, parent, parent interrupt cells */
interrupt-map = <0x0 0x0 0x0 &gic_a72 0x0 0x0 0x0>,
<0x0 0x0 0x0 &gic_r5 0x0 0x0 0x0>;
can0: can@ff060000 {
compatible = "xlnx,canfd-2.0";
status = "okay";
secure-status = "okay"; /* unnecessary as it defaults to status */
reg = <0x0 0xff060000 0x0 0x6000>;
interrupts = <0x0 0x14 0x1>;
clock-names = "can_clk", "s_axi_aclk";
rx-fifo-depth = <0x40>;
tx-mailbox-count = <0x20>;
clocks = <0x6 0x3 0x52>;
power-domains = <0x7 0x1822401f>;
firewall-0 = <&lpd_xppu>;
};
can@ff070000 {
compatible = "xlnx,canfd-2.0";
status = "okay";
reg = <0x0 0xff070000 0x0 0x6000>;
interrupts = <0x0 0x15 0x1>;
clock-names = "can_clk", "s_axi_aclk";
rx-fifo-depth = <0x40>;
tx-mailbox-count = <0x20>;
clocks = <0x8 0x3 0x52>;
power-domains = <0x7 0x18224020>;
};
cci@fd000000 {
compatible = "arm,cci-500";
status = "okay";
reg = <0x0 0xfd000000 0x0 0x10000>;
ranges = <0x0 0x0 0xfd000000 0xa0000>;
#address-cells = <0x1>;
#size-cells = <0x1>;
pmu@10000 {
compatible = "arm,cci-500-pmu,r0";
reg = <0x10000 0x90000>;
interrupts = <0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4 0x0 0x6a 0x4>;
};
};
dma@ffa80000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffa80000 0x0 0x1000>;
interrupts = <0x0 0x3c 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x210>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x18224035>;
phandle = <0xf>;
};
dma@ffa90000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffa90000 0x0 0x1000>;
interrupts = <0x0 0x3d 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x212>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x18224036>;
phandle = <0x10>;
};
dma@ffaa0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffaa0000 0x0 0x1000>;
interrupts = <0x0 0x3e 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x214>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x18224037>;
phandle = <0x11>;
};
dma@ffab0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffab0000 0x0 0x1000>;
interrupts = <0x0 0x3f 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x216>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x18224038>;
phandle = <0x12>;
};
dma@ffac0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffac0000 0x0 0x1000>;
interrupts = <0x0 0x40 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x218>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x18224039>;
phandle = <0x13>;
};
dma@ffad0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffad0000 0x0 0x1000>;
interrupts = <0x0 0x41 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x21a>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x1822403a>;
phandle = <0x14>;
};
dma@ffae0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffae0000 0x0 0x1000>;
interrupts = <0x0 0x42 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x21c>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x1822403b>;
phandle = <0x15>;
};
dma@ffaf0000 {
compatible = "xlnx,zynqmp-dma-1.0";
status = "okay";
reg = <0x0 0xffaf0000 0x0 0x1000>;
interrupts = <0x0 0x43 0x4>;
clock-names = "clk_main", "clk_apb";
#stream-id-cells = <0x1>;
iommus = <&iommu 0x21e>;
xlnx,bus-width = <0x40>;
clocks = <0x3 0x51 0x3 0x52>;
power-domains = <0x7 0x1822403c>;
phandle = <0x16>;
};
ethernet0: ethernet@ff0c0000 {
compatible = "cdns,versal-gem";
status = "okay";
reg = <0x0 0xff0c0000 0x0 0x1000>;
interrupts = <0x0 0x38 0x4 0x0 0x38 0x4>;
clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
#stream-id-cells = <0x1>;
#address-cells = <0x1>;
#size-cells = <0x0>;
iommus = <&iommu 0x234>;
phy-handle = <0x9>;
phy-mode = "rgmii-id";
clocks = <0x3 0x52 0x3 0x58 0x3 0x31 0x3 0x30 0x3 0x2b>;
power-domains = <0x7 0x18224019>;
phandle = <0xb>;
bus-master-id = <0x234>;
firewall-0 = <&lpd_xppu>;
/*
* Nodeid of the ethernet device
*
* Clock, reset and power-domain nodeids are passed as
* parameters to the clocks, power-domains, and resets
* properties so that we don't have to have a node for each
* individual clock/reset/power-domain.
*
* Other nodes have their nodeid explicitly defined using
* the xilinx,nodeid property.
*/
xilinx,nodeid = <0xffff>;
phy@1 {
reg = <0x1>;
ti,rx-internal-delay = <0xb>;
ti,tx-internal-delay = <0xa>;
ti,fifo-depth = <0x1>;
ti,dp83867-rxctrl-strap-quirk;
phandle = <0x9>;
};
phy@2 {
reg = <0x2>;
ti,rx-internal-delay = <0xb>;
ti,tx-internal-delay = <0xa>;
ti,fifo-depth = <0x1>;
ti,dp83867-rxctrl-strap-quirk;
phandle = <0xa>;
};
};
ethernet@ff0d0000 {
compatible = "cdns,versal-gem";
status = "okay";
reg = <0x0 0xff0d0000 0x0 0x1000>;
interrupts = <0x0 0x3a 0x4 0x0 0x3a 0x4>;
clock-names = "pclk", "hclk", "tx_clk", "rx_clk", "tsu_clk";
#stream-id-cells = <0x1>;
#address-cells = <0x1>;
#size-cells = <0x0>;
iommus = <&iommu 0x235>;
phy-handle = <0xa>;
phy-mode = "rgmii-id";
clocks = <0x3 0x52 0x3 0x59 0x3 0x33 0x3 0x32 0x3 0x2b>;
power-domains = <0x7 0x1822401a>;
phandle = <0xc>;
};
gpio@ff0b0000 {
compatible = "xlnx,versal-gpio-1.0";
status = "okay";
reg = <0x0 0xff0b0000 0x0 0x1000>;
interrupts = <0x0 0xd 0x4>;
#gpio-cells = <0x2>;
gpio-controller;
#interrupt-cells = <0x2>;
interrupt-controller;
clocks = <0x3 0x52>;
power-domains = <0x7 0x18224023>;
};
gpio@f1020000 {
compatible = "xlnx,versal-gpio-1.0";
status = "okay";
reg = <0x0 0xf1020000 0x0 0x1000>;
interrupts = <0x0 0x7a 0x4>;
#gpio-cells = <0x2>;
gpio-controller;
#interrupt-cells = <0x2>;
interrupt-controller;
clocks = <0x3 0x3d>;
power-domains = <0x7 0x18224023>;
phandle = <0x19>;
};
i2c@ff020000 {
compatible = "cdns,i2c-r1p14", "cdns,i2c-r1p10";
status = "disabled";
reg = <0x0 0xff020000 0x0 0x1000>;
interrupts = <0x0 0xe 0x4>;
clock-frequency = <0x61a80>;
#address-cells = <0x1>;
#size-cells = <0x0>;
clocks = <0x3 0x62>;
power-domains = <0x7 0x1822401d>;
};
i2c@ff030000 {
compatible = "cdns,i2c-r1p14", "cdns,i2c-r1p10";
status = "okay";
reg = <0x0 0xff030000 0x0 0x1000>;
interrupts = <0x0 0xf 0x4>;
clock-frequency = <0x61a80>;
#address-cells = <0x1>;
#size-cells = <0x0>;
clocks = <0x3 0x63>;
power-domains = <0x7 0x1822401e>;
eeprom@51 {
compatible = "st,24c128", "atmel,24c128";
reg = <0x51>;
};
};
rtc@f12a0000 {
compatible = "xlnx,zynqmp-rtc";
status = "okay";
reg = <0x0 0xf12a0000 0x0 0x100>;
interrupt-names = "alarm", "sec";
interrupts = <0x0 0x8e 0x4 0x0 0x8f 0x4>;
calibration = <0x8000>;
power-domains = <0x7 0x18224034>;
};
sdhci@f1040000 {
compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
status = "disabled";
reg = <0x0 0xf1040000 0x0 0x10000>;
interrupts = <0x0 0x7e 0x4 0x0 0x7e 0x4>;
clock-names = "clk_xin", "clk_ahb";
xlnx,device_id = <0x0>;
#stream-id-cells = <0x1>;
iommus = <&iommu 0x242>;
clocks = <0x3 0x3b 0x3 0x52>;
power-domains = <0x7 0x1822402e>;
phandle = <0x17>;
};
mmc0: sdhci@f1050000 {
compatible = "xlnx,versal-8.9a", "arasan,sdhci-8.9a";
status = "okay";
reg = <0x0 0xf1050000 0x0 0x10000>;
interrupts = <0x0 0x80 0x4 0x0 0x80 0x4>;
clock-names = "clk_xin", "clk_ahb";
xlnx,device_id = <0x1>;
#stream-id-cells = <0x1>;
iommus = <&iommu 0x243>;
xlnx,mio_bank = <0x1>;
no-1-8-v;
clocks = <0x3 0x3c 0x3 0x52>;
power-domains = <0x7 0x1822402f>;
clock-frequency = <0xbebba31>;
phandle = <0x18>;
bus-master-id = <0x243>;
firewall-0 = <&pmc_xppu>;
};
serial0: serial@ff000000 {
compatible = "arm,pl011", "arm,sbsa-uart";
status = "okay";
reg = <0x0 0xff000000 0x0 0x1000>;
interrupts = <0x0 0x12 0x4>;
clock-names = "uart_clk", "apb_clk";
current-speed = <0x1c200>;
clocks = <0x3 0x5c 0x3 0x52>;
power-domains = <0x7 0x18224021>;
cts-override;
device_type = "serial";
port-number = <0x0>;
firewall-0 = <&lpd_xppu>;
};
serial1: serial@ff010000 {
compatible = "arm,pl011", "arm,sbsa-uart";
status = "disabled";
reg = <0x0 0xff010000 0x0 0x1000>;
interrupts = <0x0 0x13 0x4>;
clock-names = "uart_clk", "apb_clk";
current-speed = <0x1c200>;
clocks = <0x3 0x5d 0x3 0x52>;
power-domains = <0x7 0x18224022>;
};
qspi: spi@f1010000 {
compatible = "xlnx,versal-ospi-1.0", "cadence,qspi", "cdns,qspi-nor";
status = "okay";
reg = <0x0 0xf1010000 0x0 0x10000 0x0 0xc0000000 0x0 0x20000000>;
interrupts = <0x0 0x7c 0x4 0x0 0x7c 0x4>;
clock-names = "ref_clk", "pclk";
cdns,fifo-depth = <0x100>;
cdns,fifo-width = <0x4>;
cdns,is-dma = <0x1>;
cdns,is-stig-pgm = <0x1>;
cdns,trigger-address = <0xc0000000>;
#stream-id-cells = <0x1>;
#address-cells = <0x1>;
#size-cells = <0x0>;
iommus = <&iommu 0x244>;
bus-num = <0x2>;
num-cs = <0x1>;
reset-gpios = <0x19 0xc 0x0>;
clocks = <0x3 0x3a 0x3 0x52>;
power-domains = <0x7 0x1822402a>;
flash@0 {
compatible = "mt35xu02g", "micron,m25p80", "spi-flash";
reg = <0x0>;
#address-cells = <0x1>;
#size-cells = <0x1>;
cdns,read-delay = <0x0>;
cdns,tshsl-ns = <0x0>;
cdns,tsd2d-ns = <0x0>;
cdns,tchsh-ns = <0x1>;
cdns,tslch-ns = <0x1>;
spi-tx-bus-width = <0x1>;
spi-rx-bus-width = <0x8>;
spi-max-frequency = <0x1312d00>;
partition@0 {
label = "ospi-fsbl-uboot-boot.bin";
reg = <0x0 0x6400000>;
};
partition@6400000 {
label = "ospi-linux";
reg = <0x6400000 0x500000>;
};
partition@6900000 {
label = "ospi-device-tree";
reg = <0x6900000 0x20000>;
};
partition@6920000 {
label = "ospi-rootfs";
reg = <0x6920000 0xa00000>;
};
partition@7f40000 {
label = "ospi-bootenv";
reg = <0x7f40000 0x40000>;
};
};
};
spi@f1030000 {
compatible = "xlnx,versal-qspi-1.0";
status = "disabled";
reg = <0x0 0xf1030000 0x0 0x1000>;
interrupts = <0x0 0x7d 0x4 0x0 0x7d 0x4>;
clock-names = "ref_clk", "pclk";
#stream-id-cells = <0x1>;
#address-cells = <0x1>;
#size-cells = <0x0>;
clocks = <0x3 0x39 0x3 0x52>;
power-domains = <0x7 0x1822402b>;
phandle = <0xe>;
};
spi@ff040000 {
compatible = "cdns,spi-r1p6";
status = "disabled";
reg = <0x0 0xff040000 0x0 0x1000>;
interrupts = <0x0 0x10 0x4>;
clock-names = "ref_clk", "pclk";
#address-cells = <0x1>;
#size-cells = <0x0>;
clocks = <0x3 0x5e 0x3 0x52>;
power-domains = <0x7 0x1822401b>;
};
spi@ff050000 {
compatible = "cdns,spi-r1p6";
status = "disabled";
reg = <0x0 0xff050000 0x0 0x1000>;
interrupts = <0x0 0x11 0x4>;
clock-names = "ref_clk", "pclk";
#address-cells = <0x1>;
#size-cells = <0x0>;
clocks = <0x3 0x5f 0x3 0x52>;
power-domains = <0x7 0x1822401c>;
};
usb@ff9d0000 {
compatible = "xlnx,versal-dwc3";
status = "okay";
reg = <0x0 0xff9d0000 0x0 0x100>;
clock-names = "bus_clk", "ref_clk";
ranges;
#address-cells = <0x2>;
#size-cells = <0x2>;
iommus = <&iommu 0x230>;
xlnx,usb-polarity = <0x0>;
xlnx,usb-reset-mode = <0x0>;
clocks = <0x3 0x5b 0x3 0x68>;
power-domains = <0x7 0x18224018>;
phandle = <0xd>;
dwc3@fe200000 {
compatible = "snps,dwc3";
status = "okay";
reg = <0x0 0xfe200000 0x0 0x10000>;
interrupt-names = "dwc_usb3", "otg", "usb-wakeup";
interrupts = <0x0 0x16 0x4 0x0 0x1a 0x4 0x0 0x4a 0x4>;
#stream-id-cells = <0x1>;
snps,dis_u2_susphy_quirk;
snps,dis_u3_susphy_quirk;
snps,quirk-frame-length-adjustment = <0x20>;
snps,refclk_fladj;
snps,mask_phy_reset;
dr_mode = "host";
maximum-speed = "high-speed";
snps,usb3_lpm_capable;
phy-names = "usb3-phy";
};
};
pci@fca10000 {
#address-cells = <0x3>;
#interrupt-cells = <0x1>;
#size-cells = <0x2>;
compatible = "xlnx,versal-cpm-host-1.00";
status = "disabled";
interrupt-map = <0x0 0x0 0x0 0x1 0x1a 0x1 0x0 0x0 0x0 0x2 0x1a 0x2 0x0 0x0 0x0 0x3 0x1a 0x3 0x0 0x0 0x0 0x4 0x1a 0x4>;
interrupt-map-mask = <0x0 0x0 0x0 0x7>;
interrupt-names = "misc";
interrupts = <0x0 0x48 0x4>;
ranges = <0x2000000 0x0 0xe0000000 0x0 0xe0000000 0x0 0x10000000 0x43000000 0x80 0x0 0x80 0x0 0x0 0x80000000>;
msi-map = <0x0 0x1b 0x0 0x10000>;
reg = <0x6 0x0 0x0 0x1000000 0x0 0xfca10000 0x0 0x1000>;
reg-names = "cfg", "cpm_slcr";
pci-interrupt-controller {
#address-cells = <0x0>;
#interrupt-cells = <0x1>;
interrupt-controller;
phandle = <0x1a>;
};
};
watchdog@fd4d0000 {
compatible = "xlnx,versal-wwdt-1.0";
status = "okay";
reg = <0x0 0xfd4d0000 0x0 0x10000>;
timeout-sec = <0x3c>;
clocks = <0x3 0x52>;
power-domains = <0x7 0x18224029>;
};
tcm: tcm@ffe90000 {
compatible = "mmio-sram";
reg = <0x0 0xffe90000 0x0 0x10000>;
};
zynqmp-power {
compatible = "xlnx,zynqmp-power";
interrupts = <0x0 0x1e 0x4>;
mboxes = <0x1f 0x0 0x1f 0x1>;
mbox-names = "tx", "rx";
phandle = <0x7>;
#power-domain-cells = <0x1>;
};
};
domains {
#address-cells = <0x2>;
#size-cells = <0x2>;
subsystem1: domain@1 {
compatible = "xilinx,subsystem-v1", "openamp,domain-v1";
/*
* When the domain is a xilinx,subsystem, then the specified
* CPU level is expected to be the highest possible in the
* cluster.
*
* bit 0-3: EL
* bit 31: secure/non-secure
*/
cpus = <&cpus_a72 0x3 0x80000003>;
memory = <0x0 0x500000 0x0 0x7fb00000>;
#access-flags-cells = <1>;
access = <&mmc0 0x1>;
id = <0x3>;
/* 2: block-desirable */
firewallconfig-default = <2 8>;
xen: domain@2 {
compatible = "openamp,domain-v1";
cpus = <&cpus_a72 0x3 0x00000002>;
memory = <0x0 0x500000 0x0 0x7fb00000>;
id = <0xffff>;
#access-flags-cells = <0>;
access = <&mmc0>;
linux1: domain@3 {
compatible = "openamp,domain-v1";
cpus = <&cpus_a72 0x3 0x00000001>;
memory = <0x0 0x501000 0x0 0x3faff000
0x0 0x500000 0x0 0x1000>;
id = <0x0>;
#access-flags-cells = <0>;
access = <&mmc0>;
};
linux2: domain@4 {
compatible = "openamp,domain-v1";
cpus = <&cpus_a72 0x3 0x00000001>;
memory = <0x0 0x40000000 0x0 0x40000000
0x0 0x500000 0x0 0x1000>;
id = <0x1>;
access = <ðernet0 &serial0>;
/* 1: block */
firewallconfig = <&linux1 1 0>;
};
};
};
subsystem2: domain@5 {
compatible = "xilinx,subsystem-v1", "openamp,domain-v1";
cpus = <&cpus_r5 0x3 0x80000001 µblaze0 0x1 0x00000000>;
memory = <0x0 0x100000 0x0 0x400000>;
id = <0x4>;
#access-flags-cells = <0x1>;
access = <&can0 0x0 ðernet0 0x0 &serial0 0x0>;
/* 1: block */
firewallconfig-default = <1 0>;
};
};
aliases {
serial0 = "/axi/serial@ff000000";
ethernet0 = "/axi/ethernet@ff0c0000";
ethernet1 = "/axi/ethernet@ff0d0000";
i2c0 = "/axi/i2c@ff030000";
mmc0 = "/axi/sdhci@f1050000";
spi0 = "/axi/spi@f1010000";
usb0 = "/axi/usb@ff9d0000";
rtc0 = "/axi/rtc@f12a0000";
};
alt_ref_clk {
compatible = "fixed-clock";
#clock-cells = <0x0>;
clock-frequency = <0x1fca055>;
phandle = <0x1d>;
};
pl_alt_ref_clk {
compatible = "fixed-clock";
#clock-cells = <0x0>;
clock-frequency = <0x1fca055>;
phandle = <0x1e>;
};
ref_clk {
compatible = "fixed-clock";
#clock-cells = <0x0>;
clock-frequency = <0x1fca055>;
phandle = <0x1c>;
};
can0_clk {
#clock-cells = <0x0>;
compatible = "fixed-factor-clock";
clocks = <0x3 0x60>;
clock-div = <0x2>;
clock-mult = <0x1>;
phandle = <0x6>;
};
can1_clk {
#clock-cells = <0x0>;
compatible = "fixed-factor-clock";
clocks = <0x3 0x61>;
clock-div = <0x2>;
clock-mult = <0x1>;
phandle = <0x8>;
};
clock-controller {
#clock-cells = <0x1>;
compatible = "xlnx,versal-clk";
clocks = <0x1c 0x1d 0x1e>;
clock-names = "ref_clk", "alt_ref_clk", "pl_alt_ref_clk";
phandle = <0x3>;
};
memory: memory@00000000 {
device_type = "memory";
reg = <0x0 0x0 0x0 0x80000000>;
};
};