




N-TAP FIR filter


Tuesday, November 26, 2019 4:12 AM



I have 3 different approaches to this design problem

#1

Pyramid adder + fully parallel multiplier





Analysis


This implementation allows you to have a much higher FMAX, at the cost of more PLB usage.

Delay analysis


$$t = \text{Multiplier delay} + \text{adder delay}$$
$$t = t_{\text{mult}} + t_{\text{add}} * \frac{\log_e(N)}{\log_e(2)} \Rightarrow \text{frequency} = 1/t$$

Where N is the number of taps

To give you a rough idea




#2 Serial multiplier + serial adder




Analysis

Here you will get much slower FMAX, and the sampling maximum frequency will be greatly decreased, however you will get a much better Area/power parameter with this design

$$\begin{aligned} t &= MUX \text{ delay} + N * Mut \text{ delay} + Vdffb \text{ delay} + Mux \text{ delay} + N * adder \text{ delay} + vdfb \text{ delay} \\ &= 2 * t_{mux} + N * (t_{mut} + t_{adder}) + 2 * t_{vdfb} \end{aligned}$$





best of both the worlds

Now

we will need to optimize time and area by using KKT Lagrange.

$$\begin{aligned} \beta(t) = t &= \frac{N}{L} (t_{max} + t_{mult}) + \frac{\log_e(N/L)}{\log_e(2)} \text{adder delay} \\ &= \frac{N}{L} (t_{max} + t_{mult}) + \frac{\log_e(N/L)}{\log_e 2} t_{add} \end{aligned}$$

area = say some function of N
 $= \beta(N)$

so it depends where or not you should implement it

