# Demonstrating Locality of Reference on Multi-Cores and GPUs

Cosmin E. Oancea

Department of Computer Science (DIKU)
University of Copenhagen

September 2023, PMPH Lecture Slides

# Locality of Reference at a Very High Level

Main Goal: demonstrate several "simple" techniques for optimizing locality of reference in the context of two different hardware: multi-core CPUs and GPGPUs.

## Q: What is locality of reference?

- small set of addresses accessed at a time, named working set (low miss rate),
- when program transitions there is an abrupt change of working sets (characterized by high miss rate).

Q: What are the two main types of locality?

# Locality of Reference at a Very High Level

**Main Goal:** demonstrate several "simple" techniques for optimizing locality of reference in the context of two different hardware: multi-core CPUs and GPGPUs.

## Q: What is locality of reference?

- small set of addresses accessed at a time, named working set (low miss rate),
- when program transitions there is an abrupt change of working sets (characterized by high miss rate).

## Q: What are the two main types of locality?

Spatial: items close-by a referenced item are likely to be accessed soon thereafter, Temporal: a referenced item is likely to be accessed again in the mear future,

Spatial Locality gives raise to temporal locality at higher hwd levels (block/page).

Q: What types of memory are there?

# Locality of Reference at a Very High Level

Main Goal: demonstrate several "simple" techniques for optimizing locality of reference in the context of two different hardware: multi-core CPUs and GPGPUs.

## Q: What is locality of reference?

- small set of addresses accessed at a time, named working set (low miss rate),
- when program transitions there is an abrupt change of working sets (characterized by high miss rate).

#### Q: What are the two main types of locality?

Spatial: items close-by a referenced item are likely to be accessed soon thereafter,

Temporal: a referenced item is likely to be accessed again in the mear future,

Spatial Locality gives raise to temporal locality at higher hwd levels (block/page).

## Q: What types of memory are there?

- ► Hard Disk,
- Global Memory (GM),
- ► Last-Level Cache (LL\$) ... Level-1 Cache (L1\$),
- Registers (?)

## **Structure of the Lecture**

- (1) Flat representation of multi-dimensional arrays in memory;
- (2) CPU vs GPU: Bird's Eye View;
- (3) How do we measure/reason about Performance?
- (4) Programming models demonstrated on simple examples:
  - (4.1) OpenMP for multi-cores (very brief);
    - (4.2) Cuda for GPUs;
- (5) Case studies:
  - (5.1) LL\$ threshing: Histogram-like computation.
  - (5.2) Spatial Locality: Transposition.
  - (5.2) Optimizing Spatial Locality by Transposition.
    - (5.3) L1\$ and Register: Matrix-Matrix Multiplication.
    - (5.4) L1\$ and Register: Batch Matrix Multiplication under a Mask.

## **Teaching Method**

#### The lecture is intended to present:

- the key differences between the CPU and GPU hardware,
- the essence of the programming models, with emphasis on what is needed to implement the four case studies,
- the rationale behind the techniques for optimizing locality for the 5 case studies:
   reason like a human (pictures) or as a compiler (optimization recipe) + code
- a practical demonstration of the impact of the discussed optimizations.

### Theory is put into practice by you solving a set of "fill-in-the-blanks" exercises that

- require implementing key parts of the code according to instructions;
- demonstrate significant performance gains (while validation still holds);
- allows easy digestion of the OpenMp & Cuda by pattern matching existing code.

## We will use C-like notation/pseudo-code, which is hopefully easy to translate to Cuda.

## Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Example:
OpenMP
Cuda

#### Five Case Studies


LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication
L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

# **Multi-Dimensional Arrays**


In this lecture, whenever we talk of a multi-dimensional array, we mean this:

row,col 1,0 1,1 1,2 2,0 2,1 2,2



# **Multi-Dimensional Arrays Disclaimer**

In this lecture, whenever we talk of a multi-dimensional array, we do NOT mean this:



# **Multi-Dimensional Arrays in C**

In C-like languages one can (statically) declare and use a multidimensional array in this way if and only if the dimension sizes  $n_1 \dots n_k$  are statically-known constants:

```
float arr[n<sub>1</sub>]...[n<sub>k</sub>];

for(int i<sub>1</sub>=0; i<sub>1</sub><n<sub>1</sub>; i<sub>1</sub>++) {
    ...
    for(int i<sub>k</sub>=0; i<sub>k</sub><n<sub>k</sub>; i<sub>k</sub>++) {
        arr[i<sub>1</sub>]...[i<sub>k</sub>] = i<sub>1</sub> * ... * i<sub>k</sub>;
} ... }
```

# **Multi-Dimensional Arrays in Lecture's Notation**

For convenience of notation, in the lecture, we will use the same notation even when sizes are not statically-known constants, e.g., are part of the program input. The C translation would be to dynamically allocate and work with a flat one-dimensional array of size  $n_1 * ... * n_{\nu}$ :

```
float* arr = (float*)malloc(n_1*...*n_k*sizeof(float));
for(int i_1=0: i_1 < n_1: i_1++) {
     for(int i_k = 0; i_k < n_k; i_k + +) {
        arr[i_1*n_2*...*n_k + ... + i_{k-1}*n_k + i_k] =
                  i_1 * \dots * i_{\nu}:
} ... }
free(arr):
```

Flat representation of multi-dimensional arrays in memory

## CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?


Programming Models Demonstrated on Simple Example:
OpenMP
Cuda

#### Five Case Studies


LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication
L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

# Key Ideas in GPU Design




# **Key Ideas in GPU Design**



- 1 Remove the hardware components that help a single instruction stream run fast,
- 2 SIMD: amortizes the management of an instruction stream across many ALUs,
- 3 Aggressively use hardware(-supported) multi-threading to hide latency.


# Key Ideas in GPU Design



- 1 Remove the hardware components that help a single instruction stream run fast,
- 2 SIMD: amortizes the management of an instruction stream across many ALUs,
- 3 Aggressively use hardware(-supported) multi-threading to hide latency.

**Spatial locality to global memory means "coalesced accesses":** threads executing in lock step a load/store SIMD instruction access consecutive memory locations!

# **CPUs compared to CPUs**



- GPUs have *thousands* of simple cores and taking full advantage of their compute power requires *tens/hundred of thousands* of threads.
- GPU threads are very *restricted* in what they can do: no stack, no allocation, limited control flow, etc.
- Potential *very high performance* and *lower power usage* compared to CPUs, but programming them is *hard*.

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

## How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples
OpenMP
Cuda

#### Five Case Studies

LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication
L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

## What Is Performance? How to Measure it?

### (1) What is performance?

Performance measures the degree to which hardware resources are utilized.

- (2) How do we measure performance?
- 2.1 So as to compare the performance of an implementation across datasets?

## What Is Performance? How to Measure it?

#### (1) What is performance?

Performance measures the degree to which hardware resources are utilized.

## (2) How do we measure performance?

- 2.1 So as to compare the performance of an implementation across datasets?
  - ► If program has low arithmetic intensity ⇒ memory bandwidth/throughput:

$$\frac{\text{total number of bytes accessed}}{\text{Running time } (\mu s) \cdot 10^3}$$
 (GB/sec)

► If program has high arithmetic intensity ⇒ computational performance:

total number of float operations
Running time 
$$(\mu s) \cdot 10^3$$
 (GFlop/sec)

- ► If in between ⇒ roofline model.
- 2.2 How to reason about the degree of hardware utilization?

## What Is Performance? How to Measure it?

### (1) What is performance?

Performance measures the degree to which hardware resources are utilized.

### (2) How do we measure performance?

- 2.1 So as to compare the performance of an implementation across datasets?
  - ► If program has low arithmetic intensity ⇒ memory bandwidth/throughput:

$$\frac{\text{total number of bytes accessed}}{\text{Running time } (\mu s) \cdot 10^3}$$
 (GB/sec)

▶ If program has high arithmetic intensity ⇒ computational performance:

total number of float operations
Running time 
$$(\mu s) \cdot 10^3$$
 (GFlop/sec)

- ▶ If in between ⇒ roofline model.
- 2.2 How to reason about the degree of hardware utilization?
  - compute the percentage achieved by your implementation relative to the peak memory bandwidth or peak flops performance of the hardware.
  - ► if these are not listed, compare your performance with the best-known implementation of your algorithm for a certain hardware type, e.g., Cublas for MMM.

# **Comparing Performance Across Different Implementations**

• ...


2.3 How to compare performance across datasets & different implementations?

# **Comparing Performance Across Different Implementations**


- . . . .
- 2.3 How to compare performance across datasets & different implementations?
  - ▶ Use the total number of bytes (or float ops) of the "golden sequential" implem!
  - If top hardware performance not listed, sometimes it is useful to compare with simpler algorithms that have the same characteristics and are known to have near-optimal performance.

- Prefix sum is challenging to implement efficiently for GPU:
- **Memcpy** is trivial and has the same access pattern: *n* reads + *n* writes.
- If your prefix scan reaches 80% of memcpy's parallel performance ⇒ happy!

# **Peak Memory Performance: GPU vs CPU**



# Peak Computational Performance: GPU vs CPU



Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples OpenMP

Cuda

#### **Five Case Studies**

LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication
L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

Disclaimer: we just discuss simple features of OpenMP that are used in the exercises.

Trivial example: multiplying each element of a matrix by 2:

```
for(int i=0; i<n; i++) {
  for(int j=0; j<n; j++) {
    Y[i][j] = 2 * X[i][j];
}</pre>
```

Disclaimer: we just discuss simple features of OpenMP that are used in the exercises.

Trivial example: multiplying each element of a matrix by 2:

```
for(int i=0; i<n; i++) {
  for(int j=0; j<n; j++) {
    Y[i][j] = 2 * X[i][j];
} }</pre>
```

can be fully parallelized by inserting a simple pragma annotation:

```
#pragma omp parallel for collapse(2) schedule(static)
for(int i=0; i<m; i++) {
   for(int j=0; j<n; j++) {
      Y[i][j] = 2 * X[i][j];
} }</pre>
```

- #pragma omp parallel for: "I solemny swear that the following loop is parallel!"
- collapse 2: "I solemny swear that the following two loops are parallel; please merge/flatten them!"
- schedule(static): loop iterations are divided into number-of-processor, nearly-equal contiguous chunks;
   each thread executes its chunk.
- schedule(dynamic): the earliest non-executed iteration is assigned to the first thread that asks for it (i.e., dynamic, first-come, first-served mechanism).

## What is suboptimal in this code?

```
#pragma omp parallel for schedule(static)
for(int i=m; i>0; i=i-1) { // parallel
   float tmp = X[i];
   for(int j=0; j<i*i; j++) { // sequential
      tmp = sqrt(tmp) * 2.0;
   }
   Y[i] = tmp;
}</pre>
```

## What is suboptimal in this code?

```
#pragma omp parallel for schedule(static)
for(int i=m; i>0; i=i-1) { // parallel
  float tmp = X[i];
  for(int j=0; j<i*i; j++) { // sequential
    tmp = sqrt(tmp) * 2.0;
  }
  Y[i] = tmp;
}</pre>
```

### Iterations are imbalanced, please use schedule(dynamic) instead!

- schedule(dynamic): the earliest non-executed iteration is assigned to the first thread that asks for it (dynamic, first-come, first-served mechanism).
- schedule(dynamic, chunk\_size): like dynamic, but chunk\_size iterations are assigned to a thread.

**Unrelated but useful:** the number of utilized threads can be changed by setting the OMP\_NUM\_THREADS environment variable in the terminal you use to run the program:

```
$ export OMP_NUM_THREADS = 8
```

# Multi-Core Programming with OpenMP: privatization

This breaks your solemn vow! Why?

```
float x;
#pragma omp parallel for
for(int i=0; i<n; i++) {
    x = X[i];
    Y[i] = 2 * x;
}</pre>
```

# Multi-Core Programming with OpenMP: privatization

#### This breaks your solemn vow! Why?

```
float x;
#pragma omp parallel for
for(int i = 0; i < n; i + +) {
    x = X[i];
    Y[i] = 2 * x;
}</pre>
```

#### No, because there are races on $\times$ . It can be fixed in two ways:

```
#pragma omp parallel for
for(int i=0; i<n; i++) {
    float x = X[i];
    Y[i] = 2 * x;
}

float x;
#pragma omp parallel for private(x)
for(int i=0; i<n; i++) {
    x = X[i];
    Y[i] = 2 * x;
}</pre>
```

Similarly, the code on the right is not parallel since there are races on i:

```
inti;
#pragma omp parallel for
for(i=0; i<n; i++) {
    Y[i] = 2.0 * X[i];
}</pre>
#pragma omp parallel for
for(inti=0; i<n; i++) {
    Y[i] = 2.0 * X[i];
}
```

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

OpenMP

Cuda


#### **Five Case Studies**

LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication
L1\$ and Register: Batch Matrix Multiplication under a Mask


#### Conclusions

# **Basic GPU Programming**


The device (GPU) and host (CPU) have different memory spaces!



# **Basic GPU Programming**




# **Basic GPGPU programming**



## **Cuda: Grid-Block Structure of Threads**

Credit: pictures taken from http://education.molssi.org/gpu\_programming\_beginner/03-cuda-program-model/index.html



Blocks and Grids have at most three dimensions—denoted x, y, z, with x innermost and z outermost. Their sizes are specified at kernel launch. Inside the **kernel** you may use:

- blockDim. x: block size in dim x
- blockIdx.x: current block index (in x)
- threadIdx.x: local index of the current thread inside its block (in dim x)
- gridDim.x number of blocks on dim x
- Ditto for dimensions v and z.

The global thread index in dim  $q \in \{x, y, z\}$ :

threadIdx.q+blockIdx.q.blockDim.q



# **Cuda: Multiply with 2 Each Element of an Array**

#### **Golden Sequential:**

```
// Y and X are arrays of length n
for(int i=0; i<n; i++) {
    Y[i] = 2.0 * X[i];
}</pre>
```

# Cuda: Multiply with 2 Each Element of an Array

#### **Golden Sequential:**

```
// Y and X are arrays of length n
for(int i=0; i<n; i++) {
    Y[i] = 2.0 * X[i];
}
```

#### Cuda Kernel:

```
--global__ void mul2Kernel(float* X, float* Y, int n) {
   // compute global thread id in dimension x
   const unsigned int gid = blockldx.x * blockDim.x + threadIdx.x;
   if(gid < n) {      // don't access out of bounds
        Y[gid] = 2.0 * X[gid];
   }
}</pre>
```

#### Calling the kernel from host/CPU-executed code:

```
unsigned int B = 256; // chose a suitable block size in dimension x unsigned int numblocks = (n + B - 1)/B; // number of blocks in dimension x dim3 block (B,1,1), grid (numblocks,1,1); // total number of threads (numblocks*B) may overshoot n! mul2Kernel \ll grid, block \gg (d_X, d_Y, n); // call kernel, d_X and d_Y are in device memory
```

# **Cuda: Putting Together the Multiply-by-2 Example**

```
int main (int argc, char * argv[]) {
 // 1. check validity of program input
  if (argc != 2) {
    printf( "Usage: %s <array-length>\n"
          , argv[0] );
   exit(1);
 // 2. read program input as an integer
 const unsigned int n = atoi(argv[1]);
 // 3. allocate mem on host(h<sub>-</sub>) & device(d<sub>-</sub>)
 unsigned int mem_size = n * sizeof(float):
 float* h_X = (float*) malloc(mem_size);
  float* h_Y = (float*) malloc(mem_size);
 float *d_X, *d_Y:
 cudaMalloc((void **) &d_X, mem_size);
  // 4. random initialization of h_{-}X
 for (unsigned int i=0; i< n; i++)
   h_X[i] = rand() / (float)RAND_MAX;
```

### Cuda: Putting Together the Multiply-by-2 Example

```
int main (int argc, char * argv[]) {
                                                  // 5. copy host memory to device
 // 1. check validity of program input
                                                  cudaMemcpy( d_A, h_A, mem_size
 if (argc != 2) {
                                                             . cudaMemcpyHostToDevice );
    printf( "Usage: %s <array-length>\n"
          , argv[0] );
                                                  // 6. create block, arid
   exit(1);
                                                  unsigned int B = 256;
                                                  unsigned int numblocks = (n + B - 1) / B;
 // 2. read program input as an integer
                                                  dim3 block (B,1,1), grid (numblocks,1,1);
 const unsigned int n = atoi(argv[1]);
                                                  // 7. call kernel
                                                  mul2Kernel \ll qrid, block \gg (d_X, d_Y, n);
 // 3. allocate mem on host(h_) & device(d_)
 unsigned int mem_size = n * sizeof(float);
 float* h_X = (float*) malloc(mem_size);
                                                  // 8. copy the result from device to host
 float* h_Y = (float*) malloc(mem_size):
                                                  cudaMemcpv( h_Y, d_Y, mem_size
 float *d_X , *d_Y;
                                                             , cudaMemcpyDeviceToHost );
 cudaMalloc((void **) &d_X, mem_size);
                                                  . . .
 cudaMalloc((void **) &d_Y . mem_size):
                                                  // 9. free host and device memory
                                                  free(h_X); cudaFree(d_X);
 // 4. random initialization of h_X
 for (unsigned int i=0; i< n; i++)
                                                  free(h_Y); cudaFree(d_Y);
   h_X[i] = rand() / (float)RAND_MAX;
```

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

OpenMF Cuda

#### **Five Case Studies**

LL\$ threshing: Histogram-like computation

Spatial Locality: Matrix Transposition

Optimizing Spatial Locality by Transposition

L1\$ and Register: Matrix-Matrix Multiplication

L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

# Histogram-Like Computation: Golden Sequential

```
void goldenSeg( uint32_t* inp_inds // length N
               , float* inp_vals // length N
, float* hist // length H
               , const uint32_t N, const uint32_t H
    // Is this loop parallel?
    for (uint 32_t i = 0; i < N; i++) {
        uint32_t ind = inp_inds[i];
        float val = inp_vals[i]:
        // accumulate val to position index in "histogram"
        if (ind < H) { // sanity, expected to hold.
             hist[ind] += val:
```

# Histogram-Like Computation: Golden Sequential

```
void goldenSeg( uint32_t* inp_inds // length N
              , float* inp_vals // length N
              , float* hist // length H
              , const uint32_t N, const uint32_t H
   // Is this loop parallel?
    for (uint32_t i = 0; i < N; i++) {
        uint32_t ind = inp_inds[i];
        float val = inp_vals[i]:
       // accumulate val to position index in "histogram"
        if (ind < H) { // sanity, expected to hold.
            hist[ind] += val:
```

#### This is a generalized reduction:

- If all loop-carried dependencies are due to arrays that are accessed only in accumulation stmts with the same commutative and associative operator ⊙ (e.g., +, \*, min, max), such as hist[ind\_exp] ⊙= val\_exp and nowhere else, i.e., hist cannot appear in ind\_exp or val\_exp, or in any other non-accumulation stmt,
- Then the loop can be parallelized by performing the accumulations atomically!
- Useful properties of parallel loops transfer to generalized reductions, e.g., interchange & distribution.

# Histogram-Like Computation: Direct OpenMP Parallelization

```
void goldenSeg( uint32_t* inp_inds // length N
              , float* inp_vals // length N
              , float* hist // lenath H
              , const uint32_t N, const uint32_t H
   #pragma omp parallel for schedule(static)
    for (uint32_t i = 0; i < N; i++) {
        uint32_t ind = inp_inds[i];
        float val = inp_vals[i];
        if (ind < H) \{ // sanity, expect to hold.
            #pragma omp atomic
            hist[ind] += val:
```

What happens if indices are random and hist's size is several time bigger than LL\$?

# Histogram-Like Computation: Direct OpenMP Parallelization


```
void goldenSeg( uint32_t* inp_inds // length N
              , float* inp_vals // length N
              , float* hist // length H
              , const uint32_t N, const uint32_t H
    #pragma omp parallel for schedule(static)
    for (uint 32_t i = 0; i < N; i++) {
        uint32_t ind = inp_inds[i];
        float val = inp_vals[i];
        if (ind < H) { // sanity, expect to hold.
            #pragma omp atomic
            hist[ind] += val:
```

What happens if indices are random and hist's size is several time bigger than LL\$? Answer: LL\$ threshing!

#### How can we optimize that?

[1] T. Henriksen, S. Hellfritzsch, P. Sadayappan and C. Oancea, "Compiling Generalized Histograms for GPU", In Procs of SC20.

# Histogram-Like: Multi-Pass Optimization by Picture



Step i traverses all the input indices stored in inp\_inds but updates the histogram only on the indices that fall within the i<sup>th</sup> chunk.

### Histogram-Like Computation: Multi-Pass Optimization (OpenMP)

```
void multiStep( uint32_t* inp_inds // length N
              , float* inp_vals // lenath N
              . float* hist // lenath H
              , const uint32_t N, const uint32_t H
              , const uint32_t L3
 // we use L3_FRAC = 3/7 of L3 cache to hold 'hist'
  uint32_t CHUNK = (L3_FRAC * L3) / sizeof(float);
  uint32_t num_partitions = (H+CHUNK-1) / CHUNK;
 // sequentially process each chunk
 for(uint32_t k=0; k<num_partitions; k++) {</pre>
   // in here, we process only indices falling
   // in interval [k*CHUNK ... (k+1)*CHUNK-1]
    uint32_t low_bound = k*CHUNK:
    uint32_t upp_bound = min((k+1)*CHUNK, H):
   #pragma omp parallel for schedule(static)
    for (uint 32_t i = 0; i < N; i++) {
      uint32_t ind = inp_inds[i];
      float val = inp_vals[i];
      if (ind >= low_bound && ind < upp_bound) {</pre>
       #pragma omp atomic
        hist[ind] += val;
```

### Histogram-Like Computation: Multi-Pass Optimization (OpenMP)

```
void multiStep( uint32_t* inp_inds // length N
              , float* inp_vals // length N
                                // lenath H
                float* hist
              , const uint32_t N, const uint32_t H
              . const uint32_t L3
 // we use L3_FRAC = 3/7 of L3 cache to hold 'hist'
  uint32_t CHUNK = (L3_FRAC * L3) / sizeof(float);
  uint32_t num_partitions = (H+CHUNK-1) / CHUNK;
 // sequentially process each chunk
 for(uint32_t k=0; k<num_partitions; k++) {</pre>
   // in here, we process only indices falling
   // in interval [k*CHUNK ... (k+1)*CHUNK-1]
    uint32_t low_bound = k*CHUNK:
    uint32_t upp\_bound = min((k+1)*CHUNK. H):
   #pragma omp parallel for schedule(static)
    for (uint 32_t i = 0; i < N; i++) {
      uint32_t ind = inp_inds[i]:
      float val = inp_vals[i];
      if (ind >= low_bound && ind < upp_bound) {</pre>
        #pragma omp atomic
        hist[ind] += val:
```

We use a multi-pass technique [1] that:

- partitions the histogram into q chunks, such as a chunk fits in LL\$,
- process each histogram chunk in parallel by (redundantly) traversing the whole input (and ignoring the indices that do not fall into the currently-processed histogram chunk).
- Run demo: breaks even on CPU, but very beneficial on GPU!
- Dummy technique but surprisingly effective—recomputation allows the resident set to fit the LL\$!

# Histogram-Like Computation: Cuda Exercise 1

The programming exercise is to implement the multi-pass technique in Cuda, by pattern-matching the provided "naive" implementation (folder histo-L3-thrashing).

The host & device code (files main-gpu.cu & kernels.cu.h) for multi-step optimization dummily uses the naive approach:

```
template<int B> void
multiStepHisto( uint32_t* d_inp_inds
                . float * d_inp_vals
                , float* d_hist
                . const uint32_t N
                . const uint32_t H
                , const uint32_t L3 ) {
  // these are correct, do not touch :))
  uint32_t arid = (N + B - 1) / B:
  cudaMemset(d_hist, 0, H * sizeof(float));
  // introduce the chunking loop similar to parallelPlan.h
  // and set the correct lower/upper bounds to kernel call
  // then modify the multiStepKernel code in kernels.cu.h
  multiStepKernel <<< grid ,B>>>
    (d_inp_inds,d_inp_vals,d_hist,N,O,H);
```

### Histogram-Like Computation: Cuda Exercise 1

The programming exercise is to implement the multi-pass technique in Cuda, by pattern-matching the provided "naive" implementation (folder histo-L3-thrashing).

The host & device code (files main-gpu.cu & kernels.cu.h) for multi-step optimization dummily uses the naive approach:

```
template<int B> void
                                                    __qlobal__ void multiStepKernel (
multiStepHisto( uint32_t* d_inp_inds
                                                        uint32_t* inp_inds, float* inp_vals,
                . float * d_inp_vals
                                                        volatile float* hist, const uint32_t N.
                , float* d_hist
                                                        const uint32_t LB, const uint32_t UB ) {
                                                   // LB and UB are the (inclusive) lower and (exclusive) upper
                . const uint32_t N
                . const uint32_t H
                                                   // bounds of indices falling in the current chunk of hist
                , const uint32_t L3 ) {
                                                      uint32_t gid = blockIdx.x*blockDim.x +
  // these are correct, do not touch :))
                                                                        threadIdx.x:
  uint32_t arid = (N + B - 1) / B:
                                                      if (aid < N) {
  cudaMemset(d_hist, 0, H * sizeof(float));
                                                        uint32_t ind = inp_inds[qid];
  // introduce the chunking loop similar to parallelPlan.h
                                                        // change the if condition to succeed when 'ind'
                                                        // is within the bounds of the current chunk.
  // and set the correct lower/upper bounds to kernel call
  // then modify the multiStepKernel code in kernels.cu.h
                                                        if (ind < H) {
  multiStepKernel <<< grid ,B>>>
                                                           float val = inp_vals[gid];
    (d_inp_inds,d_inp_vals,d_hist,N,O,H);
                                                           atomicAdd((float*)&hist[ind], val);
```

# Histogram-Like Computation: OpenMP & Cuda

The last argument of the program is the size of the LL\$. Please set it according to the CPU/GPU hardware on which you are running, if you would like to observe impact!

Those are the sizes in bytes of the LL\$ of

- Nvidia's A100 GPU (40MB)
- AMD EPYC 7352 24-Core CPU (128MB)

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

OpenMF Cuda

#### **Five Case Studies**

LL\$ threshing: Histogram-like computation

Spatial Locality: Matrix Transposition

Optimizing Spatial Locality by Transposition

L1\$ and Register: Matrix-Matrix Multiplication

L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

### Matrix Transposition: Golden Sequential

Picture courtesy of https://inst.eecs.berkeley.edu/~cs61c/su13/labs/06/

```
void goldenSeq( float* A // [heightA][widthA]
               , float* A_tr // [widthA][heightA]
               , const int heightA
               , const int widthA ) {
  #pragma omp parallel for collapse(2)
                                                                   Transpose
                                                      11 12 13 14 15
  for(int i = 0; i < heightA; i++) {</pre>
    for (int j=0; j < widthA; j++) {
        A_{tr[i*heightA + i]} = A[i*widthA + i];
        // A_{tr[i][i]} = A[i][i]:
```

Probably not very efficient. How do we speed it up?

### Matrix Transposition: Blocked Version for OpenMP by Picture

Picture courtesy of https://inst.eecs.berkeley.edu/~cs61c/su13/labs/06/

Transpose

float\* A // [heightA][widthA]

, float\* A\_tr // [widthA][heightA]

```
, const int heightA
             . const int widthA ) {
#pragma omp parallel for collapse(2)
for(int ii=0; ii<heightA; ii+=TILE) {</pre>
  for(int ii=0: ii<widthA: ii+=TILE) {</pre>
      for(int i=ii; i<min(ii+TILE, heightA); i++) {</pre>
         for(int j=jj; j<min(jj+TILE, widthA); j++){</pre>
           A_{tr}[i*heightA + i] = A[i*widthA + j];
          // A_{tr[i][i]} = A[i][i];
```

template < int TILE > void blocked Transposition (

### Matrix Transposition: Blocked Version for OpenMP by Picture

Picture courtesy of https://inst.eecs.berkeley.edu/~cs61c/su13/labs/06/

```
template < int TILE > void blocked Transposition (
                 float* A // [heightA][widthA]
                , float* A_tr // [widthA][heightA]
                , const int heightA
                . const int widthA ) {
  #pragma omp parallel for collapse(2)
  for(int ii=0; ii<heightA; ii+=TILE) {</pre>
    for(int ij = 0; jj < width A; jj += TILE) {</pre>
         for(int i=ii; i<min(ii+TILE,heightA); i++) {</pre>
           for(int j=jj; j<min(jj+TILE, widthA); j++){</pre>
             A_{tr}[i*heightA + i] = A[i*widthA + j];
             // A_{tr[i][i]} = A[i][i];
```







e .	$A_{11}^{T}$	$A^{T}_{21}$	$A_{31}^{T}$
>	A <sup>T</sup> 12	$A^{T}_{22}$	$A_{32}^{T}$
	A <sup>T</sup> 13	$A_{23}^{T}$	A <sup>T</sup> 33

- Blocks have size TILE×TILE, with TILE a multiple of memory-block size;
- If the block fits in cache, spatial locality of A<sub>-</sub>tr is optimized.
- Best performance on multi-core requires blocking each \$ level.

### Matrix Transposition: Blocked Version for GPU/Cuda by Picture

The blocking technique will help some, but it would not fully solved the problem.





Spatial locality on GPU

coalesced access to

global memory.

**Coalesced Access:** a group of threads (named warp in Cuda) executing in lock step a load/store SIMD instruction access consecutive memory locations (a contiguous chunk of memory locations). This is the exact oposite of CPU's spatial locality!

### **Cuda Transposition: Naive Uncoalesced Version**

```
{ // Host/CPU Code, i.e., calling the Cuda Kernel:
  int dimy = (heightA + TILE - 1) / TILE;
  int dimx = (widthA + TILE - 1) / TILE:
  dim3 block(TILE, TILE, 1);
  dim3 grid (dimx, dimy, 1);
  naiveTransposeKer<<< grid , block >>>
             (d_A, d_A, tr. heightA. widthA):
// Cuda Kernel Code:
__qlobal__ void naiveTransposeKer(
         float * A. float * A.tr. int height A. int width A
    int gidx = blockIdx.x*blockDim.x + threadIdx.x:
    int gidy = blockIdx.y*blockDim.y + threadIdx.y;
    if( (aidx >= widthA) || (aidv >= heiahtA) ) return:
    A_{tr}[qidx*heightA + qidy] = A[qidy*widthA + qidx];
    A_{tr}[\operatorname{gidx}][\operatorname{gidy}] = A[\operatorname{gidy}][\operatorname{gidx}];
```

```
Tile

Tile

Cuda Block: Tile x Tile threadldx.x = 0 .. TILE-1 threadldx.y = 0 .. TILE-1


coalesced read

uncoalesced write
```

### Cuda Transposition: Naive Uncoalesced Version

```
{ // Host/CPU Code, i.e., calling the Cuda Kernel:
  int dimy = (heightA + TILE - 1) / TILE;
  int dimx = (widthA + TILE - 1) / TILE:
  dim3 block(TILE, TILE, 1);
  dim3 grid (dimx, dimy, 1);
  naiveTransposeKer<<< grid , block >>>
             (d_A, d_A, tr. heightA. widthA):
// Cuda Kernel Code:
__qlobal__ void naiveTransposeKer(
         float * A. float * A.tr. int height A. int width A. If TILE == 32, i.e., the warp size, then:
    int gidx = blockIdx.x*blockDim.x + threadIdx.x:
    int gidy = blockIdx.y*blockDim.y + threadIdx.y;
    if( (aidx >= widthA) || (aidv >= heiahtA) ) return:
    A_{tr}[qidx*heightA + qidy] = A[qidy*widthA + qidx];
    A_{tr}[\operatorname{qidx}][\operatorname{qidy}] = A[\operatorname{qidy}][\operatorname{qidx}];
```

```
Tile
   Tile
coalesced read
```



- Consecutive threads in a Cuda block will have the same threadIdx.v and consecutive threadIdx.x:
- Hence Afgidy Tgidx is coalesced, i.e., accesses consecutive locations;
- A tr[qidx][qidy] is uncoalesced, i.e., results in a strided access with stride equal to height A.

### More Cuda: Threads in a Cuda Block Can Use Shared Memory & Barriers

# The threads inside a Cuda block can communicate by means of shared (scratchpad) memory and barrier synchronization:

- shared memory has order-of-magnitude lower latency than global memory;
  - uncoalesced accesses to shared memory do not affect performance.
  - ▶ shared memory used as a staging buffer for global memory (user-managed cache).
- inside a Cuda kernel, one may declare a  $T \times T$  2D array stored in shared memory:


```
__shared__ float tile[T][T];
```

threads in the same block can be synchronized by means of barriers:


```
__syncthreads();
```

- all threads must reach the barrier in order for any to proceed further.
  - ► Important Consequence: if you place a barrier inside an if branch that is not taken by all threads, then non-termination is possible.

### **Cuda Transposition: Picture Recipe for Achieving Coalesced Access**



### **Cuda Transposition: Picture Recipe for Achieving Coalesced Access**




- Step 1 collectively copies with the threads of a Cuda block the corresponding matrix block from global memory to shared memory in coalesced fashion.
- Step 2 inserts a barrier to ensure that all threads have finished copying.
- In Step 3, every T=TILE consecutive threads (i.e., having the same value for threadIdx.y but different for threadIdx.x) copy a column from shared memory and place it as a row in global memory. Hence the access to the global memory of A\_tr is coalesced, i.e., TILE consecutive threads write consecutive locations.
- Note that, in Step 3, the read from shared memory is uncoalesced, but shared memory does not suffer from it!

# **Cuda Transposition: Coalesced Version**

```
{ // Host/CPU Code, i.e., calling the Cuda Kernel:
  int dimy = (heightA + TILE - 1) / TILE;
  int dimx = (widthA + TILE - 1) / TILE:
  dim3 block(TILE, TILE, 1), grid (dimx, dimy, 1);
  coalsTransposeKer<TILE><<< grid , block >>>
            (d_A. d_A_tr. heightA. widthA):
// Cuda Kernel Code:
template <int TILE> __qlobal__ void coalsTransposeKer (
        float * A. float * A_tr. int heightA.int widthA){
  __shared__ float shmem[TILE][TILE+1];
  int x = blockIdx.x * T + threadIdx.x;
  int v = blockIdx.v * T + threadIdx.v:
  if ( x < widthA && y < heightA ) // Step 1
    shmem[threadIdx.v][threadIdx.x] = A[v*widthA + x]:
  __syncthreads(); // Step 2
  x = blockIdx.y * T + threadIdx.x;
  y = blockIdx.x * T + threadIdx.y;
  if ( x < heightA && y < widthA ) // Step 3
   A_{tr}[y^{theight} A + x] = shmem[threadIdx.x][threadIdx.y];
```

#### Time for Demo!

This implementation can be further improved ( $\sim 2\times$  speedup) but we aim to keep it simple!



#### Why not shmem[TILE][TILE]?

- number of banks of shared memory is 16 or 32 for Nvidia:
- common TILE values are 16 or 32;
  - 16 consecutive threads would read the same memory bank at a time;
- Solution: shmem[TILE][TILE+1]

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

OpenMP Cuda

#### **Five Case Studies**

LL\$ threshing: Histogram-like computation Spatial Locality: Matrix Transposition

Optimizing Spatial Locality by Transposition.

L1\$ and Register: Matrix-Matrix Multiplication L1\$ and Register: Batch Matrix Multiplication under a Mask

LID and Register, Daten Matrix Muttiplication under a Ma.

#### Conclusions

# Golden Sequential Version of a Contrived but Illustrative Program

```
void goldenSeg( float* A // [num_rows][num_cols]
               , float * B // [num_rows][num_cols]
               . const uint64_t num_rows
               , const uint64_t num_cols
    #pragma omp parallel for schedule(static)
    for (uint64_t i = 0; i < num_rows; i++) { // parallel}
        float accum = 0.0:
        // this loop cannot be parallelized due to accum
        for(uint64_t j = 0; j < num_cols; j++) 
             float a_el = A[i*num_cols + j];
        // float a_el = A[i][i]
             accum = sqrt(accum) + a_el*a_el;
             B[i*num\_cols + i] = accum:
            B[i][i] = accum:
```





- Each thread reads/writes an entire row of A/B;
- Perfect spatial locality for multi-core execution.
- Uncoalesced access for GPU execution (terrible).
   What to do?

# Golden Sequential Version of a Contrived but Illustrative Program

```
void goldenSeq( float* A // [num_rows][num_cols]
               , float * B // [num_rows][num_cols]
               . const uint64_t num_rows
               , const uint64_t num_cols
    #pragma omp parallel for schedule(static)
    for (uint64_t i = 0; i < num_rows; i++) { // parallel}
        float accum = 0.0:
        // this loop cannot be parallelized due to accum
        for(uint64_t j = 0; j < num_cols; j++) {
             float a_el = A[i*num_cols + j];
        // float a_el = A[i][i]
             accum = sqrt(accum) + a_el*a_el;
             B[i*num\_cols + i] = accum:
             B[i][i] = accum;
```

```
uncoalesced read
of a warp of threads
```



- Each thread reads/writes an entire row of A/B;
- Perfect spatial locality for multi-core execution.
- Uncoalesced access for GPU execution (terrible).What to do?

**GPU execution:** in the same SIMD instruction the threads in a warp would read/write global memory with a stride of num\_cols, hence uncoalesced access!

### **Coalesced Access by Transposition (GPU/Cuda)**

**GPU Pseudocode:** outer loop parallel (kernel contains the inner sequential loop):

```
void qpuOptim ( float* A // [num_rows][num_cols]
              , float * B // [num_rows][num_cols]
               , const uint64_t num_rows
               . const uint64_t num_cols
  float* A_tr = transpose(A, num_rows, num_cols);
 // A_tr, B_tr : [num_cols][num_rows]
 // Compute the transposed of B using the transposed of A
  for (uint64_t i = 0; i < num\_rows; i++) { // parallel}
    float accum = 0.0;
    for (uint 64_t j = 0; j < num_cols; j++) { // seq
      float a_el = A_tr[j*num_rows + i];
// float a_el = A_tr[i][i]
      accum = sqrt(accum) + a_el*a_el;
      B_tr[i*num_rows + i] = accum:
    B_{tr[i][i]} = accum;
   = transpose(B_tr, num_cols, num_rows);
```

### **Coalesced Access by Transposition (GPU/Cuda)**

#### GPU Pseudocode: outer loop parallel (kernel contains the inner sequential loop):

```
void qpuOptim ( float* A // [num_rows][num_cols]
               , float * B // [num_rows][num_cols]
               , const uint64_t num_rows
               . const uint64_t num_cols
  float* A_tr = transpose(A, num_rows, num_cols);
  // A_tr, B_tr: [num_cols][num_rows]
  // Compute the transposed of B using the transposed of A
  for(uint64_t i = 0; i < num\_rows; i++) { // parallel}
    float accum = 0.0;
    for (uint 64_t j = 0; j < num_cols; j++) { // seq
      float a_el = A_tr[j*num_rows + i];
// float a_el = A_tr[i][i]
      accum = sqrt(accum) + a_el*a_el;
      B_{tr[i*num\_rows + i]} = accum:
      B_{tr[i][i]} = accum;
    = transpose(B_tr, num_cols, num_rows);
```

- The parallel loop now reads from the transpose of A and computes the transposed of B;
   Excellent spatial locality for
- Excellent spatial locality for GPU but terrible for CPUs.
- GPU but terrible for CPUs.
   Significant speedup on GPUs, even though the optimized program performs 3× more memory accesses than the
- This version can be optimized by a ~ 2× factor by using shared-memory as a staging buffer (not in this lecture). DO NOT FORGET DEMO!

original (two transpositions).

# **Cuda Exercise 2: Coalesced Access by Transposition**

```
{ // The host/CPU code that calls the kernel is already implemented
    uint32_t grid = (num\_rows + B - 1) / B; // B is the Cuda block size
    callTransposeKer<ElTp, 32>( d_A, d_Atr, num_rows, num_cols, true );
    transKernel <<< qrid , B>>> (d_Atr , d_Btr , num_rows , num_cols );
    callTransposeKer<ElTp, 32>(d_Btr, d_B, num_cols, num_rows, true);
// Cuda kernels: in file apu—coalescing/kernels.cu.h
template < class ElTp > __qlobal__ void // A_tr, B_tr : [num_cols][num_rows]
transKernel(ElTp* A_tr, ElTp* B_tr, uint32_t num_rows, uint32_t num_cols) {
    // Cuda Exercise: please implement me, e.g., by pattern-matching naiveKernel below
    // but changing the read and write from A and B to refer to A_tr and B_tr, respectivelly
    // (of course it needs to result in a semantically equivalent program that validates)
template < class ElTp > __qlobal__ void // A, B : [num_rows][num_cols]
naiveKernel(ElTp* A, ElTp* B, uint32_t num_rows, uint32_t num_cols) {
    uint32_t qid = blockIdx.x * blockDim.x + threadIdx.x;
    if(aid >= num_rows) return:
    ElTp accum = 0:
    for(int j=0; j<num_cols; j++) {</pre>
        ElTp el_a = A[ gid*num_cols + j ];
        accum = sqrt(accum) + el_a * el_a;
        B[ gid*num_cols + j ] = accum;
```

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

#### Five Case Studies

LL\$ threshing: Histogram-like computation Spatial Locality: Matrix Transposition

L1\$ and Register: Matrix-Matrix Multiplication

L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

# Matrix-Matrix Multiplication (MMM): Golden Sequential

```
/* *
 * Computes matrix multiplication C = A*B
 * for some (generic) numeric type ElTp.
template < class ElTp>
void goldenSeq( ElTp* A // [heightA][widthA]
              , ElTp* B // [ widthA][widthB]
               , ElTp * C // [heightA][widthB]
               , int heightA
               , int widthB
               , int widthA
  #pragma omp parallel for collapse(2)
  for(int i=0; i<heightA; i++) { // parallel</pre>
    for(int j=0; j<widthB; j++) { // parallel</pre>
      ElTp c = 0:
      for(int k=0; k<widthA; k++) { // sequential</pre>
        c += A[i*widthA +k] * B[k*widthB + i]:
// c += A[i][k] * B[k][i];
      C[i*widthB + i] = c; // C[i][i] = c;
} } }
```

# Matrix-Matrix Multiplication (MMM): Golden Sequential

```
/* *
 * Computes matrix multiplication C = A*B
 * for some (generic) numeric type ElTp.
template < class ElTp>
void goldenSeg( ElTp* A // [heightA][widthA]
              , ElTp* B // [ widthA][widthB]
               , ElTp * C // [heightA][widthB]
               , int heightA
               , int widthB
               , int widthA
  #pragma omp parallel for collapse(2)
  for(int i=0; i<heightA; i++) { // parallel</pre>
    for(int j=0; j<widthB; j++) { // parallel</pre>
      ElTp c = 0:
      for(int k=0; k<widthA; k++) { // sequential</pre>
        c += A[i*widthA +k] * B[k*widthB + j];
// c += A[i][k] * B[k][i]:
      C[i*widthB + i] = c; // C[i][i] = c;
} } }
```

- Does this run fast, would you think?
- How/what can we improve?

# Matrix-Matrix Multiplication (MMM): Golden Sequential

```
/* *
 * Computes matrix multiplication C = A*B
 * for some (generic) numeric type ElTp.
template < class ElTp>
void goldenSeg( ElTp* A // [heightA][widthA]
              , ElTp* B // [ widthA][widthB]
              , ElTp * C // [heightA][widthB]
              , int heightA
               , int widthB
              . int widthA
  #pragma omp parallel for collapse(2)
  for(int i=0; i<heightA; i++) { // parallel</pre>
    for(int j=0; j<widthB; j++) { // parallel</pre>
      ElTp c = 0:
      for(int k=0; k<widthA; k++) { // sequential</pre>
        c += A[i*widthA +k] * B[k*widthB + j];
   c += A[i][k] * B[k][i];
      C[i*widthB + i] = c; // C[i][i] = c;
```


- Does this run fast, would you think?
- How/what can we improve?
  - 1 Improve spatial locality by using the transposed of B. (But we can do better without it!)
  - 2 Temporal locality opportunity:

## Matrix-Matrix Multiplication (MMM): Golden Sequential

```
* Computes matrix multiplication C = A*B
 * for some (generic) numeric type ElTp.
template < class ElTp>
void goldenSeg( ElTp* A // [heightA][widthA]
              , ElTp* B // [ widthA][widthB]
              , ElTp * C // [heightA][widthB]
              , int heightA
                int widthB
              , int widthA
 #pragma omp parallel for collapse(2)
 for(int i=0; i<heightA; i++) { // parallel</pre>
    for(int i=0: i<widthB: i++) { // parallel</pre>
      ElTp c = 0:
      for(int k=0; k<widthA; k++) { // sequential</pre>
        c += A[i*widthA +k] * B[k*widthB + j];
   c += A[i][k] * B[k][i];
     C[i*widthB + i] = c; // C[i][i] = c;
```


- Does this run fast, would you think?
- How/what can we improve?
  - 1 Improve spatial locality by using the transposed of B.(But we can do better without it!)
  - 2 Temporal locality opportunity: the reads from A & B are invariant to the loops of indices j & i, respectivelly. Hence the same element is read multiple times.
- Here we will focus on optimizaing temporal locality.

 $Picture\ courtesy\ of\ https://www.enseignement.polytechnique.fr/profs/informatique/Eric.Goubault/Cours13/TD3.html$ 




 Main Idea is to block the computation: each phase multiplies a block of A with a block of B.

 $Picture\ courtesy\ of\ https://www.enseignement.polytechnique.fr/profs/informatique/Eric.Goubault/Cours13/TD3.html$ 




- Main Idea is to block the computation: each phase multiplies a block of A with a block of B.
- If the blocks from A and B fit in cache, then we have temporal reuse: the same row chunk of A is repeatedly multiplied with all the column chunks of B, and vice-versa.
- For multi-core CPU (OpenMP):
  - a thread performs the block-block multiplication;
  - best performance when blocking (tiling) is performed (recursively) at each cache level.

Picture courtesy of https://www.enseignement.polytechnique.fr/profs/informatique/Eric.Goubault/Cours13/TD3.html



- Main Idea is to block the computation: each phase multiplies a block of A with a block of B.
- For GPU (Cuda):
  - one Cuda block performs the block-block mult;
  - blocks of A and B are collectively copied to shared memory, and reused from there;
  - each thread computes one element of C.

Picture courtesy of https://www.enseignement.polytechnique.fr/profs/informatique/Eric.Goubault/Cours13/TD3.html



- Main Idea is to block the computation: each phase multiplies a block of A with a block of B.
- For GPU (Cuda):
  - one Cuda block performs the block-block mult;
  - blocks of A and B are collectively copied to shared memory, and reused from there;
  - each thread computes one element of C.
- For Cuda/GPU (but similar for multi-cores/OpenMP):
  - 1 Block width and height need not be the same;
  - 2 Exploit both shared+register memory, i.e., the higher the block size the higher the degree of re-use:
    - ▶ Use larger blocks:  $(T \times R) \times T$ ;
    - Cuda block:  $T \times T$ ;
    - ► Each thread computes in registers *R* × *R* elements of C.

#### OpenMP/CPU Pseudocode for MMM C = A \* B

```
T and R are statically known constants. A: [height \( \) [width \( \) R: [ width \( \) [ \)
```

```
T and R are statically known constants, A: [heightA][widthA], B: [ widthA][widthB], C: [heightA][widthB].
#pragma omp parallel for collapse(2) // Cuda:
                                                                  #pragma unroll
for(int iii=0; iii<heightA; iii+=T*R){ // Grid.y</pre>
                                                                  for (int k_r = 0; k_r < T; k_r + +)
  for (int |i| = 0; |i| < width B; |i| + = T * R) { // Grid.x
                                                                    #pragma unroll
    for(int ii=iii; ii<iii+T*R; ii+=R) { // Block.y</pre>
                                                                    for (int i_r = 0; i_r < R; i_r + +) {
      for (int |j=|j|; |j|<|j|+T*R; |j|+=R){ // Block.x
                                                                      #pragma unroll
                                                                       for (int j_r = 0; j_r < R; j_r + +)
                                                                         css[i_r][i_r] +=
         float css[R][R]; // per thread result
         for (int i_r = 0; i_r < R; i_r + +)
                                                                               Aloc[i_r][k_r] *
           for (int j_r = 0; j_r < R; j_r + +)
                                                                               Bloc[k_r][i_r];
             css[i_r][i_r] = 0:
                                                                } } // end loops j_r, i_r, k_r, kk
         for(int kk=0; kk<widthA; kk+=T) {</pre>
                                                              // update global C
           // In Cuda: Aloc[T*R][T]. Bloc[T][T*R]
                                                                for(int i_r=0: i_r<R: i_r++) {
           // mapped in shared memory
                                                                  const int i = ii+i_r;
           float Aloc[R][T], Bloc[T][R];
                                                                  for (int j_r = 0; j_r < R; j_r + +) {
                                                                    const int j = jj+j_r;
                                                                    if (i<heightA && j<widthB)</pre>
           // write 0 in Aloc/Bloc if out of the bounds in A/B
           copySliceGlb2Sh(A[iii: iii+T][kk: kk+T], Aloc);
                                                                 C[i*widthB+il =
           copySliceGlb2Sh(B[kk: kk+T][jjj: jjj+R], Bloc);
                                                                      css[i_r][j_r];
                                                                  } // end loop i_r
                                                                } // end loop i_r
           // main computation with A/B remapped
                                                       } } // end loops jj, ii, jjj, iii
           // to Aloc/Bloc (see next column)
```

#### Think Like a Compiler: Dependency-Analysis on Arrays

**Loop Stripmining:** is always safe to perform!

#### Think Like a Compiler: Dependency-Analysis on Arrays

#### Loop Stripmining: is always safe to perform!

**Loop Interchange in a perfect nest:** always safe to interchange a parallel loop inwards.

#### Think Like a Compiler: Dependency-Analysis on Arrays

#### Loop Stripmining: is always safe to perform!

**Loop Interchange in a perfect nest:** always safe to interchange a parallel loop inwards.

**Block tiling:** stripmine both loops & interchange the outer-loop tile inwards (if safe).

## Think Like a Compiler: Dependency-Analysis on Arrays (continuation)

**Loop Distribution:** it is always safe to distribute a parallel loop across its statements as long as you expand variables declared locally in the loop body with an extra dimension of loop-count size.

```
for(int i=0; i<N; i++) {
    float acc = i*i;
    body(i, acc)
}</pre>
```

```
float acc[N];
for(int i=0; i<N; i++)
    acc[i] = i*i;
for(int i=0; i<N; i++)
    body(i, acc[i])</pre>
```

## Think Like a Compiler: Dependency-Analysis on Arrays (continuation)

**Loop Distribution:** it is always safe to distribute a parallel loop across its statements as long as you expand variables declared locally in the loop body with an extra dimension of loop-count size.

```
for(int i=0; i<N; i++) {
    float acc = i*i;
    body(i, acc)
}</pre>
float acc[N];
for(int i=0; i<N; i++)
    acc[i] = i*i;
for(int i=0; i<N; i++)
    body(i, acc[i])</pre>
```

**Remapping a read-only array at a program point:** compute the read set of the array following the program point (same scope) + copy the read set to a smaller array + remap the following computation to only use the smaller array.

## Think Like a Compiler: Dependency-Analysis on Arrays (continuation)

**Loop Distribution:** it is always safe to distribute a parallel loop across its statements as long as you expand variables declared locally in the loop body with an extra dimension of loop-count size.

```
for(int i=0; i<N; i++) {
    float acc = i*i;
    body(i, acc)
}
</pre>

float acc[N];
for(int i=0; i<N; i++)
    acc[i] = i*i;
for(int i=0; i<N; i++)
    body(i, acc[i])</pre>
```

Remapping a read-only array at a program point: compute the read set of the array following the program point (same scope) + copy the read set to a smaller array + remap the following computation to only use the smaller array.

Loop unrolling: may benefit ILP optimizations, including scalarization of arrays.

```
int acc[i];
#pragma unroll
for(int i=0; i<8; i++)
    acc[i] = f(i);
...
#pragma unroll
for(int i=0; i<8; i++)
    C[g(i)] = acc[i]</pre>

float acc<sub>0</sub> = f(0);
...
float acc<sub>7</sub> = f(7);
...
C[g(0)] = acc<sub>0</sub>;
...
C[g(7)] = acc<sub>7</sub>;
```

## MMM: Think-Like-a-Compiler Optimization Recipe

```
Step 1.1: Tile loops of indices i
and j twice by T*R and then R,
i.e., stripmine each twice then
interchange the tiles inside.
Step1.2: Also stripmine once the
loop of index k by a tile T.
For simplicity assume all matrix
dimensions are multiples of T \cdot R.
// A: [heiahtA][widthA]
// B: [ widthA][widthB]
// C: [heiahtAl[widthB]
for(int i=0; i<heightA; i++){ // parallel</pre>
  for(int j=0; j<widthB; j++){ // parallel</pre>
    float c = 0;
    for (int k=0; k < width A; k++) { // seq
      c += A[i][k] * B[k][i];
    C[i*widthB + i] = c; //C[i][i] = c;
```

## MMM: Think-Like-a-Compiler Optimization Recipe

```
Step 1.1: Tile loops of indices i
and j twice by T*R and then R,
i.e., stripmine each twice then
interchange the tiles inside.
Step1.2: Also stripmine once the
loop of index k by a tile T.
For simplicity assume all matrix
dimensions are multiples of T \cdot R.
// A: [heiahtA][widthA]
// B: [ widthA][widthB]
```

c += A[i][k] \* B[k][i]:

// C: [heiahtAl[widthB]

float c = 0;

```
for(int iii = 0; iii < heightA; iii += T*R) { // par</pre>
                                         for (int |i| = 0; |i| < width B; |i| + = T \cdot R) { // par
                                           for(int ii=iii; ii<iii+T*R; ii+=R) { // par</pre>
                                             for(int i_r = 0; i_r < R; i_r + +) { // par
                                                 for(int i_r = 0; i_r < R; i_r + +) {// par
                                                   float c = 0:
                                                   for (int kk=0: kk < width A: kk+=T) { // sea
                                                     for(int k_r=0; k_r<T; k_r++) { // seq
                                                       c += A[ii+i_r][kk+k_r] *
                                                             B[kk+k_r][ii+i_r];
for(int i=0; i<heightA; i++){ // parallel</pre>
  for(int j=0; j<widthB; j++){ // parallel</pre>
                                                   C[ii+i_r][ii+i_r] = c;
    for (int k=0; k < width A; k++) { // seq
   C[i*widthB + j] = c; //C[i][j] = c;
```

## MMM Think-Like-a-Compiler: Cuda/GPU Interpretation

```
for(int iii = 0; iii < heightA; iii += T*R) { // Block.y</pre>
  for (int |i| = 0; |i| < width B; |i| + = T \cdot R) { // Block.x
     for(int ii=iii; ii<iii+T*R; ii+=R){ // threadIdx.y</pre>
       for (int |j=|j|; |j|<|j|+T*R; |j|+=R) { // threadIdx.x
         for (int i_r = 0; i_r < R; i_r + +) { // seq
                                                                   Cuda Block: T \times T
            for(int j_r = 0; j_r < R; j_r + +) {// seq
                                                                   Grid: \lceil \frac{\text{heightA}}{T \cdot P} \rceil \times \lceil \frac{\text{widthB}}{T \cdot P} \rceil
              float c = 0:
              for(int kk=0; kk<widthA; kk+=T){ // seq</pre>
                                                                   iii= blockIdx.v * T * R
                 for(int k_r = 0; k_r < T; k_r + +) { // seq
                                                                   iii= blockIdx.x * T * R
                   c += A[ii+i_r][kk+k_r] *
                                                                   ii= iii + threadIdx.v * R
                          B[kk+k_r][j]+j_r];
                                                                   ii= jij + threadIdx.x * R
              }
C[ii+i_r][jj+j_r] = c;
                                                                   Each thread computes a
                                                                   R \times R tile of the result C.
```

#### MMM Think-Like-a-Compiler: Step 2 of Optimization Recipe

#### Step 2: Distribute and interchange in innermost position the loops i\_r & j\_r.

```
for(int iii = 0; iii < heightA; iii += T*R) { // par</pre>
  for (int |i| = 0; |i| < width B; |i| + = T \cdot R) { // par
    for(int ii=iii: ii<iii+T*R; ii+=R){ // par</pre>
      for (int || = || || ; || < || || + T*R; || + = R) { // par
        for(int i_r = 0; i_r < R; i_r + +) { // par
           for(int i_r = 0; i_r < R; i_r + +) {// par
             float c = 0:
             for(int kk=0; kk<widthA; kk+=T){ // seq</pre>
               for (int k_r = 0; k_r < T; k_r + +) { // seq
                 c += A[ii+i_r][kk+k_r] *
                        B[kk+k_r][ii+i_r];
```

#### MMM Think-Like-a-Compiler: Step 2 of Optimization Recipe

#### Step 2: Distribute and interchange in innermost position the loops i\_r & j\_r.

```
for iii , jjj , ii , jj {
for(int iii=0; iii<heightA; iii+=T*R) { // par</pre>
                                                           float c[R][R]; // array expansion!
                                                           for(int i_r = 0: i_r < R: i_r + +)
  for (int |j| = 0; |j| < width B; |j| + = T R) { // par
    for(int ii=iii; ii<iii+T*R; ii+=R){ // par</pre>
                                                           for(int | | | r = 0; | | | r < R; | | | r + + |
       for (int |i| = |i|i|; |i| < |i|i| + T*R; |i| + = R) { // par
                                                                 c[i_r][i_r] = 0:
         for(int i_r = 0; i_r < R; i_r + +) { // par
           for(int i_r = 0; i_r < R; i_r + +) {// par
                                                             for(int kk=0: kk<widthA: kk+=T){</pre>
                                                               for(int k_r=0; k_r<T; k_r++) {
             float c = 0:
                                                                 for(int i_r = 0; i_r < R; i_r + +) {
                                                                    for(int j_r = 0; j_r < R; j_r + +) {
              for(int kk=0; kk<widthA; kk+=T){ // seq</pre>
                for(int k_r=0; k_r<T; k_r++) { // seq
                                                                      c[i_r][i_r] +=
                  c += A[ii+i_r][kk+k_r] *
                                                                             A[ii+i_r][kk+k_r] *
                         B[kk+k_r][ij+i_r];
                                                                             B[kk+k_r][jj+i_r]:
            }
C[ii+i_r][jj+j_r] = c;
                                                            for(int i_r = 0; i_r < R; i_r ++)</pre>
                                                               for(int | | r = 0; | | r < R; | | r + +)
                                                                 C[ii+i_r][j]+j_r] = c[i_r][j_r];
```

#### MMM Think-Like-a-Compiler: Step 3 of Optimization Recipe

Step 3: Remap arrays A and B just inside the loop of index kk.

```
for iii , jjj , ii , jj {
  float c[R][R];
  for (int i_r = 0: i_r < R: i_r + +)
    for (int i_r = 0; i_r < R; i_r + +)
       c[i_r][i_r] = 0;
  for(int kk=0: kk<widthA: kk+=T){</pre>
    //What slices of A and B are used in this scope?
    for (int k_r = 0: k_r < T: k_r + +) {
       for(int i_r=0; i_r<R; i_r++) {
         for(int i_r = 0; i_r < R; i_r + +) {
           c[i_r][i_r] += A[ii+i_r][kk+k_r] *
                              B[kk+k_r][ii+i_r]:
  } } } }
  for (int i_r = 0; i_r < R; i_r + +)
    for (int j_r = 0; j_r < R; j_r + +)
      C[ii+i_r][j]+j_r] = c[i_r][j_r];
For CPU:
```

## MMM Think-Like-a-Compiler: Step 3 of Optimization Recipe

Step 3: Remap arrays A and B just inside the loop of index kk.

```
for iii , jjj , ii , jj {
  float c[R][R];
  for (int i_r = 0: i_r < R: i_r + +)
    for (int i_r = 0; i_r < R; i_r + +)
      c[i_r][i_r] = 0;
  for(int kk=0: kk<widthA: kk+=T){</pre>
    //What slices of A and B are used in this scope?
    for(int k_r=0; k_r<T; k_r++) {
      for(int i_r=0; i_r<R; i_r++) {
         for(int i_r = 0; i_r < R; i_r + +) {
           c[i_r][i_r] += A[ii+i_r][kk+k_r] *
                            B[kk+k_r][ii+i_r]:
  } } } }
  for (int i_r = 0; i_r < R; i_r + +)
    for (int j_r = 0; j_r < R; j_r + +)
      C[ii+i_r][ii+i_r] = c[i_r][i_r];
For CPU: A[ii:ii+R][kk:kk+T]
         B[kk:kk+T][ii:ii+R]
and
```

## MMM Think-Like-a-Compiler: Step 3 of Optimization Recipe

Step 3: Remap arrays A and B just inside the loop of index kk.

```
for iii , jjj , ii , jj {
for iii , jjj , ii , jj {
  float c[R][R];
                                                           float Aloc[R][T];
                                                           float Bloc[T][R]:
  for (int i_r = 0; i_r < R; i_r + +)
                                                           for(int kk=0; kk<widthA; kk+=T){</pre>
    for (int i_r = 0; i_r < R; i_r + +)
                                                              for (int i_r = 0; i_r < R; i_r + +) {
       c[i_r][i_r] = 0;
                                                                for(int k_r = 0; k_r < T; k_r + +) {
  for(int kk=0; kk<widthA; kk+=T){</pre>
                                                                  const int i= ii+i_r , k= kk+k_r;
    //What slices of A and B are used in this scope?
    for(int k_r=0; k_r<T; k_r++) {
                                                                  Aloc[i_r][k_r] =
       for(int i_r = 0; i_r < R; i_r + +) {
                                                                     (i<heiahtA && k<widthA) ?
         for (int j_r = 0; j_r < R; j_r + +) {
                                                                       A[i][k] : 0;
           c[i_r][i_r] += A[ii+i_r][kk+k_r] *
                                                             } } // ... similar for Bloc
                              B[kk+k_r][ii+i_r]:
                                                              for(int k_r=0; k_r<T; k_r++) {
                                                                for(int i_r=0; i_r<R; i_r++) {
  } } } }
                                                                  for (int j_r = 0; j_r < R; j_r + +) {
  for(int i_r = 0; i_r < R; i_r + +)
                                                                     c[i_r][j_r] += Aloc[i_r][k_r] *
    for (int j_r = 0; j_r < R; j_r + +)
       C[ii+i_r][j]+j_r] = c[i_r][j_r];
                                                                                       Bloc[k_r][i_r]:
                                                            for (int i_r = 0; i_r < R; i_r ++)</pre>
For CPU: A[ii:ii+R][kk:kk+T]
                                                              for (int j_r = 0; j_r < R; j_r + +)
                                                                C[ii+i_r][j]+j_r] = c[i_r][j_r];
         B[kk:kk+T][jj:jj+R]
and
```

What slices of A and B are used inside the loop of index kk by the whole Cuda block? (i.e., eliminate ii and jj as well; you may use iii and jjj inside the slice notation).

```
for iii , jjj {
for(int ii=iii; ii<iii+T*R; ii+=R) {</pre>
float c[R][R];
  for (int i_r = 0; i_r < R; i_r + +)
    for (int i_r = 0; i_r < R; i_r + +)
      c[i_r][i_r] = 0;
  for(int kk=0; kk<widthA; kk+=T){</pre>
    //collective copy from global to shared memory
    //of the slices of A and B used in this scope
    for(int k_r=0: k_r<T: k_r++) {
      for (int i_r = 0; i_r < R; i_r + +) {
         for(int j_r = 0; j_r < R; j_r + +) {
           c[i_r][i_r] += A[ii+i_r][kk+k_r]^*
                          B[kk+k_r][ii+i_r];
  } } } }
  for(int i_r = 0; i_r < R; i_r ++)
    for (int j_r = 0; j_r < R; j_r + +)
      C[ii+i_r][j]+j_r] = c[i_r][j_r];
```

Task 3.1: Which is the maximal slice of A[ii+i\_r][kk+k\_r] accessed inisde loop kk and expressed in terms of iii and kk, i.e., eliminate ii, i\_r, k\_r?

What slices of A and B are used inside the loop of index kk by the whole Cuda block? (i.e., eliminate ii and jj as well; you may use iii and jjj inside the slice notation).

```
for iii , jjj {
for(int ii=iii; ii<iii+T*R; ii+=R) {</pre>
float c[R][R];
  for (int i_r = 0; i_r < R; i_r + +)
    for (int i_r = 0; i_r < R; i_r + +)
      c[i_r][i_r] = 0;
  for(int kk=0; kk<widthA; kk+=T){</pre>
    //collective copy from global to shared memory
    //of the slices of A and B used in this scope
    for(int k_r=0: k_r<T: k_r++) {
      for (int i_r = 0; i_r < R; i_r + +) {
         for(int j_r = 0; j_r < R; j_r + +) {
           c[i_r][i_r] += A[ii+i_r][kk+k_r]^*
                          B[kk+k_r][ii+i_r];
  } } } }
  for(int i_r = 0; i_r < R; i_r ++)
    for (int j_r = 0; j_r < R; j_r + +)
      C[ii+i_r][ii+i_r] = c[i_r][i_r]:
```

Task 3.1: Which is the maximal slice of A[ii+i\_r][kk+k\_r] accessed inisde loop kk and expressed in terms of iii and kk, i.e., eliminate ii, i\_r, k\_r?

```
 \begin{array}{l} A \texttt{[ii+i\_r][kk+k\_r]} \in \\ A \texttt{[iii: iii+T*R][kk: kk+T]} \end{array}
```

Similar for B!

What slices of A and B are used inside the loop of index kk by the whole Cuda block? (i.e., eliminate ii and jj as well; you may use iii and jjj inside the slice notation).

```
for iii , jjj {
                                                   Task 3.1: Which is the maximal slice of
for(int ii=iii; ii<iii+T*R; ii+=R) {</pre>
for(int | j = | j | ; | j < | j | +T*R; | j | +=R) {</pre>
                                                   A[ii+i_r][kk+k_r] accessed inisde
  float c[R][R];
                                                   loop kk and expressed in terms of iii
  for (int i_r = 0; i_r < R; i_r + +)
                                                   and kk. i.e., eliminate ii. i_r. k_r?
    for (int i_r = 0; i_r < R; i_r + +)
      c[i_r][i_r] = 0;
                                                   A[ii+i_r][kk+k_r] ∈
  for(int kk=0; kk<widthA; kk+=T){</pre>
    //collective copy from global to shared memory
                                                   AΓiii: iii+T*R7Γkk:
                                                                                     kk+T7
    //of the slices of A and B used in this scope
    for(int k_r=0: k_r<T: k_r++) {
                                                   Similar for B!
      for (int i_r = 0; i_r < R; i_r + +) {
         for(int j_r = 0; j_r < R; j_r + +) {
                                                   Cuda Block Size: T × T
           c[i_r][i_r] += A[ii+i_r][kk+k_r]^*
                           B[kk+k_r][ii+i_r];
                                                   iii= blockIdx.y * T * R
  } } } }
                                                   iii= blockIdx.x * T * R
  for(int i_r = 0; i_r < R; i_r ++)</pre>
                                                   ii= iii + threadIdx.v * R
    for (int j_r = 0; j_r < R; j_r + +)
                                                   jj= jjj + threadIdx.x * R
      C[ii+i_r][j]+j_r] = c[i_r][j_r];
                                                   Each thread computes a R \times R tile of the result C.
```

What slices of A and B are used inside the loop of index kk by the whole Cuda block?

```
(i.e., eliminate ii and ji as well; you may use iii and jii inside the slice notation).
for iii . iii {
for(int ii=iii; ii<iii+T*R; ii+=R) {</pre>
for(int | | = | | | ; | | < | | | +T*R; | | +=R) {
  __shared__ float Aloc[T*R][T], Bloc[T*R][T];
  float c[R][R];
  for (int i_r = 0; i_r < R; i_r + +)
    for (int j_r = 0; j_r < R; j_r + +)
       c[i_r][i_r] = 0:
  for (int kk=0; kk < widthA; kk+=T) {
     //collective copy from global to shared memory
     //of the slices of A and B used in this scope
    for(int k_r = 0; k_r < T; k_r + +) {
       for(int i_r = 0; i_r < R; i_r + +) {
         for (int j_r = 0; j_r < R; j_r + +) {
            c[i_r][i_r] += A[ii+i_r][kk+k_r] *
                              B[kk+k_r][jj+j_r];
  } } } }
  for(int i_r=0: i_r<R: i_r++)
    for(int | | r = 0; | | r < R; | | r + +)
       C[ii+i_r][ij+i_r] = c[i_r][i_r];
```

Task 3.2: Insert the Cuda code that collectively copies—with all the  $T \times T$ threads of the Cuda block the slices—just inside loop of index kk, the corresponding slice from A and B (global mem) into shared-memory arrays Aloc[T\*R][T] and Bloc TTT T\*RT.

#### What slices of A and B are used inside the loop of index kk by the whole Cuda block?

```
(i.e., eliminate ii and ii as well; you may use iii and iii inside the slice notation).
for iii, jii {
for(int ii=iii; ii<iii+T*R; ii+=R) {</pre>
for(int | | = | | | ; | | < | | | +T*R; | | +=R) {
  __shared__ float Aloc[T*R][T], Bloc[T*R][T];
  float c[R][R];
  for (int i_r = 0; i_r < R; i_r + +)
    for (int j_r = 0; j_r < R; j_r + +)
       c[i_r][i_r] = 0:
  for(int kk=0; kk<widthA; kk+=T){</pre>
     //collective copy from global to shared memory
     //of the slices of A and B used in this scope
    for (int k_r = 0; k_r < T; k_r + +) {
       for(int i_r = 0; i_r < R; i_r + +) {
         for (int j_r = 0; j_r < R; j_r + +) {
            c[i_r][i_r] += A[ii+i_r][kk+k_r] *
                               B[kk+k_r][ii+i_r]:
  } } } }
  for (int i_r = 0; i_r < R; i_r ++)
    for(int | | r = 0; | | r < R; | | r + +)
       C[ii+i_r][ij+i_r] = c[i_r][i_r];
```

Task 3.2: Insert the Cuda code that collectively copies—with all the  $T \times T$ threads of the Cuda block the slices—just inside loop of index kk, the corresponding slice from A and B (global mem) into shared-memory arrays Aloc [T\*R][T] and Bloc TTT T\*RT.

Task 3.3: Change the accesses to A and B inside the computation of c to refer to Aloc and Bloc instead!

Search for "Exercise" in file mmm/kernels.cu.h & insert vour code. MMM in Cuda and OpenMP: Performance Results

## **Show MMM Performance Results**

Flat representation of multi-dimensional arrays in memory

CPU vs GPU: Bird's Eye View

How do we measure/reason about Performance?

Programming Models Demonstrated on Simple Examples

OpenMF Cuda

#### **Five Case Studies**

LL\$ threshing: Histogram-like computation
Spatial Locality: Matrix Transposition
Optimizing Spatial Locality by Transposition.
L1\$ and Register: Matrix-Matrix Multiplication

L1\$ and Register: Batch Matrix Multiplication under a Mask

#### Conclusions

#### Batch Matrix Multiplication under a Mask: Golden Sequential

[2] F. Gieseke, S. Rosca, T. Henriksen, J. Verbesselt, C. Oancea, "Massively-Parallel Change Detection for Satellite Time Series Data with Missing Values", ICDE'20.

```
void goldenSeg( float* A // [K][N]
              , float * B // [N][K]
              . char* X // [M][N]
               , float * Y // [M][K][K]
              , int M, int K, int N
  #pragma omp parallel for schedule(static)
  for (int i=0; i < M; i++) { // parallel
    for (int i1=0; i1<K; i1++) { // par
      for (int j2=0; j2<K; j2++){ // par
        float acc = 0.0:
        for (int a=0: a<N: a++) { // sea
          float a = A[i1][q];
          float b = B[q][j2];
          float v = (X[i][q] != 0)?
          acc += a * b * v:
        Y[i][j1][j2] = acc;
```

Q: What hints that temporal locality can be optimized?

#### Batch Matrix Multiplication under a Mask: Golden Sequential

[2] F. Gieseke, S. Rosca, T. Henriksen, J. Verbesselt, C. Oancea, "Massively-Parallel Change Detection for Satellite Time Series Data with Missing Values", ICDE'20.

```
void goldenSeg( float* A // [K][N]
               , float * B // [N][K]
              . char* X // [M][N]
               , float * Y // [M][K][K]
               , int M, int K, int N
  #pragma omp parallel for schedule(static)
  for (int i=0; i < M; i++) { // parallel
    for (int i1=0; i1<K; i1++) { // par
      for (int j2=0; j2<K; j2++){ // par
        float acc = 0.0:
        for (int a=0: a<N: a++) { // sea
          float a = A[i1][q];
          float b = B[q][j2];
          float v = (X[i][q] != 0)?
          acc += a * b * v:
        Y[i][j1][j2] = acc;
```

Q: What hints that temporal locality can be optimized?

A: the indexing of arrays A, B, X is invariant to 2 parallel dimensions

- K is typically small ( $K \le 8$ ).
- Q: What is the optimization recipe?

## Batch Matrix Multiplication under a Mask: Golden Sequential

[2] F. Gieseke, S. Rosca, T. Henriksen, J. Verbesselt, C. Oancea, "Massively-Parallel Change Detection for Satellite Time Series Data with Missing Values", ICDE'20.

```
void goldenSeg( float* A // [K][N]
               , float * B // [N][K]
               , char* X // [M][N]
               , float * Y // [M][K][K]
               , int M, int K, int N
  #pragma omp parallel for schedule(static)
  for (int i=0; i < M; i++) { // parallel
    for (int j1=0; j1<K; j1++) { // par
      for (int i2=0; i2<K; i2++){ // par
        float acc = 0.0:
        for (int q=0; q<N; q++) { // seq
          float a = A[i1][q];
          float b = B[q][j2];
          float v = (X[i][q] != 0)?
          acc += a * b * v:
        Y[i][j1][j2] = acc;
```

## Q: What hints that temporal locality can be optimized?

A: the indexing of arrays A, B, X is invariant to 2 parallel dimensions

• K is typically small ( $K \le 8$ ).

#### Q: What is the optimization recipe?

A: Strip-mine the outermost loop (e.g., tile= 4 for CPU & 31 for GPU) and move the tile innermost.

- 1 a and b do not depend on i ⇒ will be reused from registers.
- 2 X does not depend on j1 and j2 ⇒ reused across those loops from L1.

#### Batch MMM under Mask: Applying the Optimization Recipe (OpenMP)

```
// A:[K][N], B:[N][K], X:[M][N], Y:[M][K][K]
#pragma omp parallel for schedule(static)
for(int ii=0; ii<M; ii+=T) { // parallel</pre>
  for (int |1=0; |1<K; |1++) {
    for (int j2=0; j2<K; j2++){
      float acc[T]; // array expansion
      for(int i_r = 0; i_r < T; i_r + +)
        acc[i_r] = 0.0:
      for (int q=0; q<N; q++) { // seq
        float a = A[j1][q];
        float b = B[q][i2]:
        for(int i=ii; i<min(ii+T,M); i++){</pre>
           float v = (X[i][q]!=0)? 1 : 0;
           acc[i-ii] += a * b * v:
      for(int i_r = 0; i_r < T; i_r + +)
        if(ii+i_r < M)
          Y[ii+i_r][i1][i2] = acc[i_r];
} } }
```

# **Show Performance** for CPU and GPU

#### **Batch MMM Think-Like-a-Compiler: Cuda Improvements**

```
// A:[K][N], B:[N][K], X:[M][N], Y:[M][K][K]
for (int ii = 0; ii \leq M; ii += T) { // blockIdx.x
  for (int i1=0; i1<K; i1++) {//threadIdx.v
    for (int |2=0; |2<K; |2++){ //threadIdx.x
      float acc[T]; // array expansion
      for(int i_r = 0; i_r < T; i_r ++)
        acc[i_r] = 0.0:
      for (int q=0; q<N; q++) { // seq
        float a = A[i1][q];
        float b = B[q][i2];
        for(int i=ii; i<min(ii+T,M); i++){</pre>
          float v = (X[i][q]!=0)? 1 : 0;
          acc[i-ii] += a * b * v:
      for(int i_r = 0; i_r < T; i_r + +)
        if(ii+i_r < M)
          Y[ii+i_r][i1][i2] = acc[i_r];
```

```
Cuda Grid: \lceil \frac{M}{T} \rceil, Cuda Block: K \times K ii= blockIdx.x * T j1= threadIdx.y j2= threadIdx.x Each thread computes T elements.
```

#### **Enhanced Optimization Recipe for Cuda:**

- 1 Currently X[i][q] is in global memory (slow), we would like to reuse it from shared memory.
- 2 The slice of X read in loop of index i is:

#### **Batch MMM Think-Like-a-Compiler: Cuda Improvements**

```
// A:[K][N], B:[N][K], X:[M][N], Y:[M][K][K]
for (int ii = 0; ii \leq M; ii += T) { // blockIdx.x
  for (int i1=0; i1<K; i1++) {//threadIdx.v
    for (int |2=0; |2<K; |2++){ //threadIdx.x
      float acc[T]; // array expansion
      for(int i_r = 0; i_r < T; i_r ++)
        acc[i_r] = 0.0;
      for (int q=0; q<N; q++) { // seq
        float a = A[i1][q];
        float b = B[q][i2];
        for(int i=ii; i<min(ii+T,M); i++){</pre>
          float v = (X[i][q]!=0)? 1 : 0;
          acc[i-ii] += a * b * v:
      for(int i_r = 0; i_r < T; i_r + +)
        if(ii+i_r < M)
          Y[ii+i_r][i1][i2] = acc[i_r];
```

```
Cuda Grid: \lceil \frac{M}{T} \rceil, Cuda Block: K \times K ii= blockIdx.x * T j1= threadIdx.y j2= threadIdx.x Each thread computes T elements.
```

#### **Enhanced Optimization Recipe for Cuda:**

- 1 Currently X[i][q] is in global memory (slow), we would like to reuse it from shared memory.
- 2 The slice of X read in loop of index i is: X[ii:ii+T][q], which fits in a shared-memory buffer of size T.
- 3 The plan is to copy with the first T threads of the Cuda block the T elements of X[ii:ii+T][q], then barier, then execute loop i, then again barrier.
- 4 This however would result in uncoalesced access to X, hence we need to work with X\_tr, the transpose of X.

#### Batch MMM Think-Like-a-Compiler: Cuda Pseudocode & Exercise 4

```
// A:[K][N], B:[N][K], X_tr:[N][M], Y:[M][K][K]
for (int ii = 0; ii < M; ii + = T) { // ii = blockldx.x*T
  for (int |1=0; |1<K; |1++) {// |1= threadIdx.y
    for (int j2=0; j2<K; j2++){//j2=threadldx.x}
       __shared__ float Xsh_tr[T]; float acc[T];
       for (int i_r = 0; i_r < T; i_r ++)
         acc[i_r] = 0.0;
       for (int q=0; q<N; q++) { // seq
         float ab = A[i1][q] * B[q][i2];
         int tid = threadIdx.y * K + threadIdx.x;
         int i = ii + tid;
         char x = (tid < T & i < M)? X_tr[q][i] : 0:
         Xsh_{tr[tid]} = x;
         #pragma unroll
         for(int i_r = 0; i < T; i_r + +){
           float v = (Xsh_tr[i_r]!=0)? 1 : 0;
           acc[i_r] += ab * v:
       for(int i_r = 0; i_r < T; i_r + +)
         if(ii+i_r < M)
           Y[ii+i_r][i1][i2] = acc[i_r];
```

Cuda Grid:  $\lceil \frac{M}{T} \rceil$ , Cuda Block:  $K \times K$ 

Enhanced Optimization Recipe for Cuda (previous slide):

- 1 Currently X[i][q] is in global memory (slow), we would like to reuse it from shared memory.
- 2 The slice of X read in loop of index i is: X[ii:ii+T][q], which fits in a shared-memory buffer of size T.
- 3 The plan is to copy with the first T threads of the Cuda block the T elements of X[ii:ii+T][q], then barier, then execute loop i, then again barrier.
- 4 This however would result in uncoalesced access to X, hence we need to work with X\_tr, the transpose of X.

Cuda Exercise 4: With the help of the pseudocode on the left, implement in folder batch-mmm, file kernels.cu.h, kernel bmmmTiledKer. Remember to flatten the indices to all arrays.

#### **Summary**

#### What have we taken a glimpse at today?

- Two different programming models:
  - OpenMP for multi-core CPU
  - Cuda for (Nvidia) GPUs
- Five case studies showcasing techniques to optimize locality at various levels
  - ► LL\$ threshing: Histogram-Like Computation
  - spatial locality: matrix transposition & contribed program
  - ► L1\$ & registers: matrix multiplication and batch matrix multiplication under mask;
- Reasoned in two ways:
  - as humans do: "a picture makes for 100 words";
  - as compiler do: loop strip-mining, interchange, distribution.
- Demostrated significant performance gains!