Skip to content
Pro
Block or report user

Report or block Disasm

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Organizations

@rust-embedded @riscv-rust @archlinux-riscv @stm32-rs @gd32v-rust
Block or report user

Report or block Disasm

Hide content and notifications from this user.

Learn more about blocking users

Contact Support about this user’s behavior.

Learn more about reporting abuse

Report abuse

Pinned

  1. usb-device implementation for Synopsys USB OTG IP cores

    Rust 8 1

  2. usb-device implementation for STM32 microcontrollers

    Rust 44 12

  3. stm32-usbd examples for different microcontrollers

    Rust 20 10

  4. Experimental device-side USB framework for microcontrollers in Rust.

    Rust 95 17

  5. Peripheral access API for K210 SoC

    Rust 18 7

1,639 contributions in the last year

Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Mon Wed Fri

Contribution activity

March 2020

Created a pull request in probe-rs/probe-rs that received 8 comments

Implement true 8-bit read/write, fix docs

+109 −63 8 comments

Created an issue in probe-rs/probe-rs that received 1 comment

Can't read RAM with a STLINK-V3 probe

Describe the bug Can't read RAM with a STLINK-V3 probe To Reproduce Steps to reproduce the behavior: let probe: Probe = probes[0].open(); let sess…

1 comment

Seeing something unexpected? Take a look at the GitHub profile guide.

You can’t perform that action at this time.