-
-
Notifications
You must be signed in to change notification settings - Fork 594
/
cgsched.d
3272 lines (2931 loc) · 95 KB
/
cgsched.d
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/**
* Compiler implementation of the
* $(LINK2 http://www.dlang.org, D programming language).
*
* Copyright: Copyright (C) 1995-1998 by Symantec
* Copyright (C) 2000-2018 by The D Language Foundation, All Rights Reserved
* Authors: $(LINK2 http://www.digitalmars.com, Walter Bright)
* License: $(LINK2 http://www.boost.org/LICENSE_1_0.txt, Boost License 1.0)
* Source: $(LINK2 https://github.com/dlang/dmd/blob/master/src/dmd/backend/cgsched.c, backend/cgsched.d)
*/
module dmd.backend.cgsched;
version (SCPP)
version = COMPILE;
version (MARS)
version = COMPILE;
version (COMPILE)
{
import core.stdc.stdio;
import core.stdc.stdlib;
import core.stdc.string;
import dmd.backend.cc;
import dmd.backend.cdef;
import dmd.backend.code;
import dmd.backend.code_x86;
import dmd.backend.dlist;
import dmd.backend.global;
import dmd.backend.memh;
import dmd.backend.ty;
extern (C++):
int REGSIZE();
code *gen1(code *c, uint op);
code *gen2(code *c, uint op, uint rm);
private uint mask(uint m) { return 1 << m; }
// is32bitaddr works correctly only when x is 0 or 1. This is
// true today for the current definition of I32, but if the definition
// of I32 changes, this macro will need to change as well
//
// Note: even for linux targets, CFaddrsize can be set by the inline
// assembler.
static bool is32bitaddr(bool x, uint Iflags) { return I64 || (x ^ ((Iflags & CFaddrsize) != 0)); }
// If we use Pentium Pro scheduler
private bool PRO() { return config.target_cpu >= TARGET_PentiumPro; }
enum
{
FPfstp = 1, /// FSTP mem
FPfld = 2, /// FLD mem
FPfop = 3, /// Fop ST0,mem or Fop ST0
}
enum
{
CIFLarraybounds = 1, /// this instruction is a jmp to array bounds
CIFLea = 2, /// this instruction has a memory-referencing
/// modregrm EA byte
CIFLnostage = 4, /// don't stage these instructions
CIFLpush = 8, /// it's a push we can swap around
}
// Struct where we gather information about an instruction
struct Cinfo
{
code *c; // the instruction
ubyte pair; // pairing information
ubyte sz; // operand size
ubyte isz; // instruction size
// For floating point scheduling
ubyte fxch_pre;
ubyte fxch_post;
ubyte fp_op; /// FPxxxx
ubyte flags; /// CIFLxxx
uint r; // read mask
uint w; // write mask
uint a; // registers used in addressing mode
ubyte reg; // reg field of modregrm byte
ubyte uops; // Pentium Pro micro-ops
uint sibmodrm; // (sib << 8) + mod__rm byte
uint spadjust; // if !=0, then amount ESP changes as a result of this
// instruction being executed
int fpuadjust; // if !=0, then amount FPU stack changes as a result
// of this instruction being executed
void print() // pretty-printer
{
Cinfo *ci = &this;
if (ci == null)
{
printf("Cinfo 0\n");
return;
}
printf("Cinfo %p: c %p, pair %x, sz %d, isz %d, flags - ",
ci,c,pair,sz,isz);
if (ci.flags & CIFLarraybounds)
printf("arraybounds,");
if (ci.flags & CIFLea)
printf("ea,");
if (ci.flags & CIFLnostage)
printf("nostage,");
if (ci.flags & CIFLpush)
printf("push,");
if (ci.flags & ~(CIFLarraybounds|CIFLnostage|CIFLpush|CIFLea))
printf("bad flag,");
printf("\n\tr %lx w %lx a %lx reg %x uops %x sibmodrm %x spadjust %ld\n",
cast(int)r,cast(int)w,cast(int)a,reg,uops,sibmodrm,cast(int)spadjust);
if (ci.fp_op)
{
__gshared const(char*)[3] fpops = ["fstp","fld","fop"];
printf("\tfp_op %s, fxch_pre %x, fxch_post %x\n",
fpops[fp_op-1],fxch_pre,fxch_post);
}
}
}
/*****************************************
* Do Pentium optimizations.
* Input:
* scratch scratch registers we can use
*/
private void cgsched_pentium(code **pc,regm_t scratch)
{
//printf("scratch = x%02x\n",scratch);
if (config.target_scheduler >= TARGET_80486)
{
if (!I64)
*pc = peephole(*pc,0);
if (I32) // forget about 16 bit code
{
if (config.target_cpu == TARGET_Pentium ||
config.target_cpu == TARGET_PentiumMMX)
*pc = simpleops(*pc,scratch);
*pc = schedule(*pc,0);
}
}
}
/************************************
* Entry point
*/
void cgsched_block(block* b)
{
if (config.flags4 & CFG4speed &&
config.target_cpu >= TARGET_Pentium &&
b.BC != BCasm)
{
regm_t scratch = allregs;
scratch &= ~(b.Bregcon.used | b.Bregcon.params | mfuncreg);
scratch &= ~(b.Bregcon.immed.mval | b.Bregcon.cse.mval);
cgsched_pentium(&b.Bcode,scratch);
//printf("after schedule:\n"); WRcodlst(b.Bcode);
}
}
enum
{
NP = 0, /// not pairable
PU = 1, /// pairable in U only, never executed in V
PV = 2, /// pairable in V only
UV = (PU|PV), /// pairable in both U and V
PE = 4, /// register contention exception
PF = 8, /// flags contention exception
FX = 0x10, /// pairable with FXCH instruction
}
extern (D) private immutable ubyte[256] pentcycl =
[
UV,UV,UV,UV, UV,UV,NP,NP, // 0
UV,UV,UV,UV, UV,UV,NP,NP, // 8
PU,PU,PU,PU, PU,PU,NP,NP, // 10
PU,PU,PU,PU, PU,PU,NP,NP, // 18
UV,UV,UV,UV, UV,UV,NP,NP, // 20
UV,UV,UV,UV, UV,UV,NP,NP, // 28
UV,UV,UV,UV, UV,UV,NP,NP, // 30
UV,UV,UV,UV, UV,UV,NP,NP, // 38
UV,UV,UV,UV, UV,UV,UV,UV, // 40
UV,UV,UV,UV, UV,UV,UV,UV, // 48
PE|UV,PE|UV,PE|UV,PE|UV, PE|UV,PE|UV,PE|UV,PE|UV, // 50 PUSH reg
PE|UV,PE|UV,PE|UV,PE|UV, PE|UV,PE|UV,PE|UV,PE|UV, // 58 POP reg
NP,NP,NP,NP, NP,NP,NP,NP, // 60
PE|UV,NP,PE|UV,NP, NP,NP,NP,NP, // 68
PV|PF,PV|PF,PV|PF,PV|PF, PV|PF,PV|PF,PV|PF,PV|PF, // 70 Jcc rel8
PV|PF,PV|PF,PV|PF,PV|PF, PV|PF,PV|PF,PV|PF,PV|PF, // 78 Jcc rel8
NP,NP,NP,NP, NP,NP,NP,NP, // 80
UV,UV,UV,UV, NP,UV,NP,NP, // 88
NP,NP,NP,NP, NP,NP,NP,NP, // 90
NP,NP,NP,NP, NP,NP,NP,NP, // 98
UV,UV,UV,UV, NP,NP,NP,NP, // A0
UV,UV,NP,NP, NP,NP,NP,NP, // A8
UV,UV,UV,UV, UV,UV,UV,UV, // B0
UV,UV,UV,UV, UV,UV,UV,UV, // B8
NP,NP,NP,NP, NP,NP,NP,NP, // C0
NP,NP,NP,NP, NP,NP,NP,NP, // C8
PU,PU,NP,NP, NP,NP,NP,NP, // D0
FX,NP,FX,FX, NP,NP,FX,NP, // D8 all floating point
NP,NP,NP,NP, NP,NP,NP,NP, // E0
PE|PV,PV,NP,PV, NP,NP,NP,NP, // E8
NP,NP,NP,NP, NP,NP,NP,NP, // F0
NP,NP,NP,NP, NP,NP,NP,NP, // F8
];
/********************************************
* For each opcode, determine read [0] and written [1] masks.
*/
enum
{
EA = 0x100000,
R = 0x200000, /// register (reg of modregrm field)
N = 0x400000, /// other things modified, not swappable
B = 0x800000, /// it's a byte operation
C = 0x1000000, /// floating point flags
mMEM = 0x2000000, /// memory
S = 0x4000000, /// floating point stack
F = 0x8000000, /// flags
}
extern (D) private immutable uint[2][256] oprw =
[
// 00
[ EA|R|B, F|EA|B ], // ADD
[ EA|R, F|EA ],
[ EA|R|B, F|R|B ],
[ EA|R, F|R ],
[ mAX, F|mAX ],
[ mAX, F|mAX ],
[ N, N ], // PUSH ES
[ N, N ], // POP ES
// 08
[ EA|R|B, F|EA|B ], // OR
[ EA|R, F|EA ],
[ EA|R|B, F|R|B ],
[ EA|R, F|R ],
[ mAX, F|mAX ],
[ mAX, F|mAX ],
[ N, N ], // PUSH CS
[ N, N ], // 2 byte escape
// 10
[ F|EA|R|B,F|EA|B ], // ADC
[ F|EA|R, F|EA ],
[ F|EA|R|B,F|R|B ],
[ F|EA|R, F|R ],
[ F|mAX, F|mAX ],
[ F|mAX, F|mAX ],
[ N, N ], // PUSH SS
[ N, N ], // POP SS
// 18
[ F|EA|R|B,F|EA|B ], // SBB
[ F|EA|R, F|EA ],
[ F|EA|R|B,F|R|B ],
[ F|EA|R, F|R ],
[ F|mAX, F|mAX ],
[ F|mAX, F|mAX ],
[ N, N ], // PUSH DS
[ N, N ], // POP DS
// 20
[ EA|R|B, F|EA|B ], // AND
[ EA|R, F|EA ],
[ EA|R|B, F|R|B ],
[ EA|R, F|R ],
[ mAX, F|mAX ],
[ mAX, F|mAX ],
[ N, N ], // SEG ES
[ F|mAX, F|mAX ], // DAA
// 28
[ EA|R|B, F|EA|B ], // SUB
[ EA|R, F|EA ],
[ EA|R|B, F|R|B ],
[ EA|R, F|R ],
[ mAX, F|mAX ],
[ mAX, F|mAX ],
[ N, N ], // SEG CS
[ F|mAX, F|mAX ], // DAS
// 30
[ EA|R|B, F|EA|B ], // XOR
[ EA|R, F|EA ],
[ EA|R|B, F|R|B ],
[ EA|R, F|R ],
[ mAX, F|mAX ],
[ mAX, F|mAX ],
[ N, N ], // SEG SS
[ F|mAX, F|mAX ], // AAA
// 38
[ EA|R|B, F ], // CMP
[ EA|R, F ],
[ EA|R|B, F ],
[ EA|R, F ],
[ mAX, F ], // CMP AL,imm8
[ mAX, F ], // CMP EAX,imm16/32
[ N, N ], // SEG DS
[ N, N ], // AAS
// 40
[ mAX, F|mAX ], // INC EAX
[ mCX, F|mCX ],
[ mDX, F|mDX ],
[ mBX, F|mBX ],
[ mSP, F|mSP ],
[ mBP, F|mBP ],
[ mSI, F|mSI ],
[ mDI, F|mDI ],
// 48
[ mAX, F|mAX ], // DEC EAX
[ mCX, F|mCX ],
[ mDX, F|mDX ],
[ mBX, F|mBX ],
[ mSP, F|mSP ],
[ mBP, F|mBP ],
[ mSI, F|mSI ],
[ mDI, F|mDI ],
// 50
[ mAX|mSP, mSP|mMEM ], // PUSH EAX
[ mCX|mSP, mSP|mMEM ],
[ mDX|mSP, mSP|mMEM ],
[ mBX|mSP, mSP|mMEM ],
[ mSP|mSP, mSP|mMEM ],
[ mBP|mSP, mSP|mMEM ],
[ mSI|mSP, mSP|mMEM ],
[ mDI|mSP, mSP|mMEM ],
// 58
[ mSP|mMEM, mAX|mSP ], // POP EAX
[ mSP|mMEM, mCX|mSP ],
[ mSP|mMEM, mDX|mSP ],
[ mSP|mMEM, mBX|mSP ],
[ mSP|mMEM, mSP|mSP ],
[ mSP|mMEM, mBP|mSP ],
[ mSP|mMEM, mSI|mSP ],
[ mSP|mMEM, mDI|mSP ],
// 60
[ N, N ], // PUSHA
[ N, N ], // POPA
[ N, N ], // BOUND Gv,Ma
[ N, N ], // ARPL Ew,Rw
[ N, N ], // SEG FS
[ N, N ], // SEG GS
[ N, N ], // operand size prefix
[ N, N ], // address size prefix
// 68
[ mSP, mSP|mMEM ], // PUSH immed16/32
[ EA, F|R ], // IMUL Gv,Ev,lv
[ mSP, mSP|mMEM ], // PUSH immed8
[ EA, F|R ], // IMUL Gv,Ev,lb
[ N, N ], // INSB Yb,DX
[ N, N ], // INSW/D Yv,DX
[ N, N ], // OUTSB DX,Xb
[ N, N ], // OUTSW/D DX,Xv
// 70
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
// 78
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
[ F|N, N ],
// 80
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ EA|R, F ], // TEST EA,r8
[ EA|R, F ], // TEST EA,r16/32
[ EA|R, EA|R ], // XCHG EA,r8
[ EA|R, EA|R ], // XCHG EA,r16/32
// 88
[ R|B, EA|B ], // MOV EA8,r8
[ R, EA ], // MOV EA,r16/32
[ EA|B, R|B ], // MOV r8,EA8
[ EA, R ], // MOV r16/32,EA
[ N, N ], // MOV EA,segreg
[ EA, R ], // LEA r16/32,EA
[ N, N ], // MOV segreg,EA
[ mSP|mMEM, EA|mSP ], // POP mem16/32
// 90
[ 0, 0 ], // NOP
[ mAX|mCX, mAX|mCX ],
[ mAX|mDX, mAX|mDX ],
[ mAX|mBX, mAX|mBX ],
[ mAX|mSP, mAX|mSP ],
[ mAX|mBP, mAX|mBP ],
[ mAX|mSI, mAX|mSI ],
[ mAX|mDI, mAX|mDI ],
// 98
[ mAX, mAX ], // CBW
[ mAX, mDX ], // CWD
[ N, N|F ], // CALL far ptr
[ N, N ], // WAIT
[ F|mSP, mSP|mMEM ], // PUSHF
[ mSP|mMEM, F|mSP ], // POPF
[ mAX, F ], // SAHF
[ F, mAX ], // LAHF
// A0
[ mMEM, mAX ], // MOV AL,moffs8
[ mMEM, mAX ], // MOV EAX,moffs32
[ mAX, mMEM ], // MOV moffs8,AL
[ mAX, mMEM ], // MOV moffs32,EAX
[ N, N ], // MOVSB
[ N, N ], // MOVSW/D
[ N, N ], // CMPSB
[ N, N ], // CMPSW/D
// A8
[ mAX, F ], // TEST AL,imm8
[ mAX, F ], // TEST AX,imm16
[ N, N ], // STOSB
[ N, N ], // STOSW/D
[ N, N ], // LODSB
[ N, N ], // LODSW/D
[ N, N ], // SCASB
[ N, N ], // SCASW/D
// B0
[ 0, mAX ], // MOV AL,imm8
[ 0, mCX ],
[ 0, mDX ],
[ 0, mBX ],
[ 0, mAX ],
[ 0, mCX ],
[ 0, mDX ],
[ 0, mBX ],
// B8
[ 0, mAX ], // MOV AX,imm16
[ 0, mCX ],
[ 0, mDX ],
[ 0, mBX ],
[ 0, mSP ],
[ 0, mBP ],
[ 0, mSI ],
[ 0, mDI ],
// C0
[ EA, F|EA ], // Shift Eb,Ib
[ EA, F|EA ],
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ 0, EA|B ], // MOV EA8,imm8
[ 0, EA ], // MOV EA,imm16
// C8
[ N, N ], // ENTER
[ N, N ], // LEAVE
[ N, N ], // RETF lw
[ N, N ], // RETF
[ N, N ], // INT 3
[ N, N ], // INT lb
[ N, N ], // INTO
[ N, N ], // IRET
// D0
[ EA, F|EA ], // Shift EA,1
[ EA, F|EA ],
[ EA|mCX, F|EA ], // Shift EA,CL
[ EA|mCX, F|EA ],
[ mAX, F|mAX ], // AAM
[ mAX, F|mAX ], // AAD
[ N, N ], // reserved
[ mAX|mBX|mMEM, mAX ], // XLAT
// D8
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
[ N, N ],
// E0
[ F|mCX|N,mCX|N ], // LOOPNE jb
[ F|mCX|N,mCX|N ], // LOOPE jb
[ mCX|N, mCX|N ], // LOOP jb
[ mCX|N, N ], // JCXZ jb
[ N, N ], // IN AL,lb
[ N, N ], // IN EAX,lb
[ N, N ], // OUT lb,AL
[ N, N ], // OUT lb,EAX
// E8
[ N, N|F ], // CALL jv
[ N, N ], // JMP Jv
[ N, N ], // JMP Ab
[ N, N ], // JMP jb
[ N|mDX, N|mAX ], // IN AL,DX
[ N|mDX, N|mAX ], // IN AX,DX
[ N|mAX|mDX,N ], // OUT DX,AL
[ N|mAX|mDX,N ], // OUT DX,AX
// F0
[ N, N ], // LOCK
[ N, N ], // reserved
[ N, N ], // REPNE
[ N, N ], // REP,REPE
[ N, N ], // HLT
[ F, F ], // CMC
[ N, N ],
[ N, N ],
// F8
[ 0, F ], // CLC
[ 0, F ], // STC
[ N, N ], // CLI
[ N, N ], // STI
[ N, N ], // CLD
[ N, N ], // STD
[ EA, F|EA ], // INC/DEC
[ N, N ],
];
/****************************************
* Same thing, but for groups.
*/
extern (D) private immutable uint[2][8][8] grprw =
[
[
// Grp 1
[ EA, F|EA ], // ADD
[ EA, F|EA ], // OR
[ F|EA, F|EA ], // ADC
[ F|EA, F|EA ], // SBB
[ EA, F|EA ], // AND
[ EA, F|EA ], // SUB
[ EA, F|EA ], // XOR
[ EA, F ], // CMP
],
[
// Grp 3
[ EA, F ], // TEST EA,imm
[ N, N ], // reserved
[ EA, EA ], // NOT
[ EA, F|EA ], // NEG
[ mAX|EA, F|mAX|mDX ], // MUL
[ mAX|EA, F|mAX|mDX ], // IMUL
[ mAX|mDX|EA, F|mAX|mDX ], // DIV
// Could generate an exception we want to catch
//mAX|mDX|EA|N, F|mAX|mDX|N, // IDIV
[ mAX|mDX|EA, F|mAX|mDX ], // IDIV
],
[
// Grp 5
[ EA, F|EA ], // INC Ev
[ EA, F|EA ], // DEC Ev
[ N|EA, N ], // CALL Ev
[ N|EA, N ], // CALL eP
[ N|EA, N ], // JMP Ev
[ N|EA, N ], // JMP Ep
[ mSP|EA, mSP|mMEM ], // PUSH Ev
[ N, N ], // reserved
],
[
// Grp 3, byte version
[ EA|B, F ], // TEST EA,imm
[ N, N ], // reserved
[ EA|B, EA|B ], // NOT
[ EA|B, F|EA|B ], // NEG
[ mAX|EA, F|mAX ], // MUL
[ mAX|EA, F|mAX ], // IMUL
[ mAX|EA, F|mAX ], // DIV
// Could generate an exception we want to catch
//mAX|EA|N, F|mAX|N, // IDIV
[ mAX|EA, F|mAX ], // IDIV
]
];
/********************************************
* For floating point opcodes 0xD8..0xDF, with Irm < 0xC0.
* [][][0] = read
* [1] = write
*/
extern (D) private immutable uint[2][8][8] grpf1 =
[
[
// 0xD8
[ EA|S, S|C ], // FADD float
[ EA|S, S|C ], // FMUL float
[ EA|S, C ], // FCOM float
[ EA|S, S|C ], // FCOMP float
[ EA|S, S|C ], // FSUB float
[ EA|S, S|C ], // FSUBR float
[ EA|S, S|C ], // FDIV float
[ EA|S, S|C ], // FDIVR float
],
[
// 0xD9
[ EA, S|C ], // FLD float
[ N, N ], //
[ S, EA|C ], // FST float
[ S, EA|S|C ], // FSTP float
[ N, N ], // FLDENV
[ N, N ], // FLDCW
[ N, N ], // FSTENV
[ N, N ], // FSTCW
],
[
// 0xDA
[ EA|S, S|C ], // FIADD long
[ EA|S, S|C ], // FIMUL long
[ EA|S, C ], // FICOM long
[ EA|S, S|C ], // FICOMP long
[ EA|S, S|C ], // FISUB long
[ EA|S, S|C ], // FISUBR long
[ EA|S, S|C ], // FIDIV long
[ EA|S, S|C ], // FIDIVR long
],
[
// 0xDB
[ EA, S|C ], // FILD long
[ S, EA|S|C ], // FISTTP int
[ S, EA|C ], // FIST long
[ S, EA|S|C ], // FISTP long
[ N, N ], //
[ EA, S|C ], // FLD real80
[ N, N ], //
[ S, EA|S|C ], // FSTP real80
],
[
// 0xDC
[ EA|S, S|C ], // FADD double
[ EA|S, S|C ], // FMUL double
[ EA|S, C ], // FCOM double
[ EA|S, S|C ], // FCOMP double
[ EA|S, S|C ], // FSUB double
[ EA|S, S|C ], // FSUBR double
[ EA|S, S|C ], // FDIV double
[ EA|S, S|C ], // FDIVR double
],
[
// 0xDD
[ EA, S|C ], // FLD double
[ S, EA|S|C ], // FISTTP long
[ S, EA|C ], // FST double
[ S, EA|S|C ], // FSTP double
[ N, N ], // FRSTOR
[ N, N ], //
[ N, N ], // FSAVE
[ C, EA ], // FSTSW
],
[
// 0xDE
[ EA|S, S|C ], // FIADD short
[ EA|S, S|C ], // FIMUL short
[ EA|S, C ], // FICOM short
[ EA|S, S|C ], // FICOMP short
[ EA|S, S|C ], // FISUB short
[ EA|S, S|C ], // FISUBR short
[ EA|S, S|C ], // FIDIV short
[ EA|S, S|C ], // FIDIVR short
],
[
// 0xDF
[ EA, S|C ], // FILD short
[ S, EA|S|C ], // FISTTP short
[ S, EA|C ], // FIST short
[ S, EA|S|C ], // FISTP short
[ EA, S|C ], // FBLD packed BCD
[ EA, S|C ], // FILD long long
[ S, EA|S|C ], // FBSTP packed BCD
[ S, EA|S|C ], // FISTP long long
]
];
/********************************************
* Micro-ops for floating point opcodes 0xD8..0xDF, with Irm < 0xC0.
*/
extern (D) private immutable ubyte[8][8] uopsgrpf1 =
[
[
// 0xD8
2, // FADD float
2, // FMUL float
2, // FCOM float
2, // FCOMP float
2, // FSUB float
2, // FSUBR float
2, // FDIV float
2, // FDIVR float
],
[
// 0xD9
1, // FLD float
0, //
2, // FST float
2, // FSTP float
5, // FLDENV
3, // FLDCW
5, // FSTENV
5, // FSTCW
],
[
// 0xDA
5, // FIADD long
5, // FIMUL long
5, // FICOM long
5, // FICOMP long
5, // FISUB long
5, // FISUBR long
5, // FIDIV long
5, // FIDIVR long
],
[
// 0xDB
4, // FILD long
0, //
4, // FIST long
4, // FISTP long
0, //
4, // FLD real80
0, //
5, // FSTP real80
],
[
// 0xDC
2, // FADD double
2, // FMUL double
2, // FCOM double
2, // FCOMP double
2, // FSUB double
2, // FSUBR double
2, // FDIV double
2, // FDIVR double
],
[
// 0xDD
1, // FLD double
0, //
2, // FST double
2, // FSTP double
5, // FRSTOR
0, //
5, // FSAVE
5, // FSTSW
],
[
// 0xDE
5, // FIADD short
5, // FIMUL short
5, // FICOM short
5, // FICOMP short
5, // FISUB short
5, // FISUBR short
5, // FIDIV short
5, // FIDIVR short
],
[
// 0xDF
4, // FILD short
0, //
4, // FIST short
4, // FISTP short
5, // FBLD packed BCD
4, // FILD long long
5, // FBSTP packed BCD
4, // FISTP long long
]
];
/**************************************************
* Determine number of micro-ops for Pentium Pro and Pentium II processors.
* 0 means special case,
* 5 means 'complex'
*/
extern (D) private immutable ubyte[256] insuops =
[ 0,0,0,0, 1,1,4,5, /* 00 */
0,0,0,0, 1,1,4,0, /* 08 */
0,0,0,0, 2,2,4,5, /* 10 */
0,0,0,0, 2,2,4,5, /* 18 */
0,0,0,0, 1,1,0,1, /* 20 */
0,0,0,0, 1,1,0,1, /* 28 */
0,0,0,0, 1,1,0,1, /* 30 */
0,0,0,0, 1,1,0,1, /* 38 */
1,1,1,1, 1,1,1,1, /* 40 */
1,1,1,1, 1,1,1,1, /* 48 */
3,3,3,3, 3,3,3,3, /* 50 */
2,2,2,2, 3,2,2,2, /* 58 */
5,5,5,5, 0,0,0,0, /* 60 */
3,3,0,0, 5,5,5,5, /* 68 */
1,1,1,1, 1,1,1,1, /* 70 */
1,1,1,1, 1,1,1,1, /* 78 */
0,0,0,0, 0,0,0,0, /* 80 */
0,0,0,0, 0,1,4,0, /* 88 */
1,3,3,3, 3,3,3,3, /* 90 */
1,1,5,0, 5,5,1,1, /* 98 */
1,1,2,2, 5,5,5,5, /* A0 */
1,1,3,3, 2,2,3,3, /* A8 */
1,1,1,1, 1,1,1,1, /* B0 */
1,1,1,1, 1,1,1,1, /* B8 */
0,0,5,4, 0,0,0,0, /* C0 */
5,3,5,5, 5,3,5,5, /* C8 */
0,0,0,0, 4,3,0,2, /* D0 */
0,0,0,0, 0,0,0,0, /* D8 */
4,4,4,2, 5,5,5,5, /* E0 */
4,1,5,1, 5,5,5,5, /* E8 */
0,0,5,5, 5,1,0,0, /* F0 */
1,1,5,5, 4,4,0,0, /* F8 */
];
extern (D) private immutable ubyte[8] uopsx = [ 1,1,2,5,1,1,1,5 ];
/************************************************
* Determine number of micro-ops for Pentium Pro and Pentium II processors.
* 5 means 'complex'.
* Doesn't currently handle:
* floating point
* MMX
* 0F opcodes
* prefix bytes
*/
private int uops(code *c)
{ int n;
int op;
int op2;
op = c.Iop & 0xFF;
if ((c.Iop & 0xFF00) == 0x0F00)
op = 0x0F;
n = insuops[op];
if (!n) // if special case
{ ubyte irm,mod,reg,rm;
irm = c.Irm;
mod = (irm >> 6) & 3;
reg = (irm >> 3) & 7;
rm = irm & 7;
switch (op)
{
case 0x10:
case 0x11: // ADC rm,r
case 0x18:
case 0x19: // SBB rm,r
n = (mod == 3) ? 2 : 4;
break;
case 0x12:
case 0x13: // ADC r,rm
case 0x1A:
case 0x1B: // SBB r,rm
n = (mod == 3) ? 2 : 3;
break;
case 0x00:
case 0x01: // ADD rm,r
case 0x08:
case 0x09: // OR rm,r
case 0x20:
case 0x21: // AND rm,r
case 0x28:
case 0x29: // SUB rm,r
case 0x30:
case 0x31: // XOR rm,r
n = (mod == 3) ? 1 : 4;
break;
case 0x02:
case 0x03: // ADD r,rm
case 0x0A:
case 0x0B: // OR r,rm
case 0x22:
case 0x23: // AND r,rm
case 0x2A:
case 0x2B: // SUB r,rm
case 0x32:
case 0x33: // XOR r,rm
case 0x38:
case 0x39: // CMP rm,r
case 0x3A:
case 0x3B: // CMP r,rm
case 0x69: // IMUL rm,r,imm
case 0x6B: // IMUL rm,r,imm8
case 0x84:
case 0x85: // TEST rm,r
n = (mod == 3) ? 1 : 2;
break;
case 0x80:
case 0x81:
case 0x82:
case 0x83:
if (reg == 2 || reg == 3) // ADC/SBB rm,imm
n = (mod == 3) ? 2 : 4;
else if (reg == 7) // CMP rm,imm
n = (mod == 3) ? 1 : 2;
else
n = (mod == 3) ? 1 : 4;
break;
case 0x86:
case 0x87: // XCHG rm,r
n = (mod == 3) ? 3 : 5;
break;
case 0x88:
case 0x89: // MOV rm,r
n = (mod == 3) ? 1 : 2;
break;
case 0x8A:
case 0x8B: // MOV r,rm
n = 1;
break;
case 0x8C: // MOV Sreg,rm
n = (mod == 3) ? 1 : 3;
break;
case 0x8F:
if (reg == 0) // POP m
n = 5;
break;
case 0xC6:
case 0xC7:
if (reg == 0) // MOV rm,imm
n = (mod == 3) ? 1 : 2;
break;
case 0xD0:
case 0xD1:
if (reg == 2 || reg == 3) // RCL/RCR rm,1
n = (mod == 3) ? 2 : 4;
else
n = (mod == 3) ? 1 : 4;
break;
case 0xC0:
case 0xC1: // RCL/RCR rm,imm8
case 0xD2:
case 0xD3:
if (reg == 2 || reg == 3) // RCL/RCR rm,CL
n = 5;
else
n = (mod == 3) ? 1 : 4;
break;
case 0xD8:
case 0xD9:
case 0xDA:
case 0xDB: