Skip to content
View DuBirdFly's full-sized avatar
👻
IC
👻
IC
  • Shanghai/China

Highlights

  • Pro
Block or Report

Block or report DuBirdFly

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Dissertation Dissertation Public

    本科的毕业设计,图像边缘检测在FPGA中的设计与实现(Otus)

    Verilog 2

  2. OV5640 OV5640 Public

    有关OV5640的相关工程

    Verilog 1

  3. RV32 RV32 Public

    RISCV-V Soc

    Assembly

  4. ASIC_PRJ ASIC_PRJ Public

    上班培训要做的一个小project

    Verilog

  5. VSCODE-SETTINGS VSCODE-SETTINGS Public

  6. uvm_lab uvm_lab Public

    SystemVerilog