

How Much Time Does Modeling Take?

Experience from Modeling
Without Experience

Evelyn Honoré-Livermore


Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. **The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years**, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

HYP SO Project



The CubeSat and the context

Our Goal

1

Establish a pipeline for fast integration of payloads on small satellites

2

Establish a network of small satellites, drones, unmanned surface/underwater vehicles


What are we trying to do?



Provide data for oceanographers



On-demand and coordinated
missions with unmanned vehicles



Background

- Ocean Color
 - Algae; HABs
 - Phytoplankton
 - Cyanobacteria/toxins
 - River plumes/oil spill
- Norwegian fish farms
- Global climate change
- Microplastic (<5mm)


Credits: Mariusz Grotte, NTNU-ESA; Finnmark

How do you get data today?

- Big satellites such as Sentinel
- Planned missions with boats and personnel that are costly and lengthy
- Manned mission in general, with drones or airplanes
- Hard to influence where and when the data is gathered



HYPISO Context

System-of-Systems





HYP SO


- 6U CubeSat at NTNU
- In-house developed hyperspectral payload
- Polar SSO orbit



HYP SO

- Pushbroom principle
- Detect spectra





AutoNaut

Cooperative long-endurance wave powered autonomous surface vessel




Scientific sensors

- NORTEK Signature500 ADCP
- Seabird CTD SBE 49
- Aanderaa Oxygen Optode 4835
- WET Labs ECO Puck Triplet
- Airmar 120WX Weather Station
- ThelmaBiotel TBR 700 (acoustic fish tracker)
- IMU/Sea-state (in-house, work in progress)
- Spectrometer/HSI (work in progress)

Problem: Detecting Oceanographic Phenomena

Phenomena:

- Temperature
- Salinity
- Current
- Wind
- Height
- Phytoplankton






Use case: Monitoring Harmful Algal Blooms

Først fem dager etter angrepene startet, gikk «dødsalge»-alarmen

– Vi trenger bedre varslingsrutiner, slik at det blir gjort noe umiddelbart hvis alarmen går i fremtiden, sier Robert Eriksson fra Sjømatbedriftene.



Operational Analysis - Capabilities




Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

HYP SO team



2021 Team






HYP SO team

- 8 PhD/PostDoc researchers
- On average 15 MSc and 6 BSc students each year
- Students join for their bachelor and master thesis work
- Students join in late August and finish in May

Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. **Applying MBSE can be one way of achieving this.** Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

Model-Based Systems Engineering goals for HYP SO project




Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. **Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed.** The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

The Bootloader

- Hardware-firmware-software co-design flow


opu-services							
CubeDMA		TimeStamp			Userspace IO						
Petalinux 2019.1											
UART	CAN	USB 2.0	ETHERNET	uSD	eMMC	QSPI	DRAM	GPIO	FPGA	CPU	



The Bootloader


- Hardware-firmware-software co-design flow
- Firmware and software execution flow

opu-services							
CubeDMA		TimeStamp			Userspace IO						
Petalinux 2019.1											
UART	CAN	USB 2.0	ETHERNET	uSD	eMMC	QSPI	DRAM	GPIO	FPGA	CPU	



The Bootloader

- Hardware-firmware-software co-design flow
- Firmware and software execution flow
- Final booting procedure



The modeler

- Background in mechanical and systems engineering
- No experience with MBSE previously
- Some experience with coding from previous courses
- Did the Capella catapult tutorial and watched some webinars before starting the modeling effort

Modeling process

Learn Capella

- Do tutorial and watch webinars

Software functionality

- Meeting with software responsible, project manager
- Choose function to model

Understand bootloader

- Limitations and functionality
- Intended vs. implemented design

Model bootloader


- Review with supervisors and group leaders
- New model iteration

Future work

- Use model to simplify code
- Look for redundancies
- Identify dependability issues

Bootloader modeling I

- 216 lines of code
- Very sequential



Executable File | 216 lines (164 sloc) | 10.3 KB

```

1 #!/bin/bash
2
3 #-----#
4 #clean everything
5
6 # MEMORY CONFIGURATIONS:
7 # Variable name      location      Description
8 # CONFIG_SYS_TEXT_BASE meta-plnx-generated/recipes-bsp/u-boot/configs/config.cfg
9 #
10 #
11 #
12 #
13 #
14 #
15
16 rm -rf pico-primary
17 rm -rf pico-golden
18 rm -rf zed-primary
19 rm -rf zed-golden
20
21 ##### GLOBAL SETTINGS #####

```

```


54
55 #####START BOOT 1#####
56 # PRIMARY SYSTEM IMAGE (GREEN) and bootloader
57 main_name=${1}
58 project_name=${1}-primary
59
60
61 load_bsp "$@"
62 cd $project_name
63
64 #kernel Configs:
65
66 #set host name
67 sed -i 's/CONFIG_SUBSYSTEM_HOSTNAME/#g' project-spec/configs/config

```


```

103
104 echo 'SRC_URI += "file://kernel.cfg"' >> project-spec/meta-user/recipes-kernel/linux/linux-xlnx.bbappend
105 echo 'FILESEXTRAPATHS_prepend := "${THISDIR}/${PN}:"' >> project-spec/meta-user/recipes-kernel/linux/linux-xlnx.bbappend
106
107 petainux-config -c kernel --silentconfig
108
109
110 # UBOOT BOOT_QSPI.BIN BOOT COMMANDS:
111 bootcmd_init="define CONF16_BOOTCOMMAND "
112 bootcmd_welcomeText="echo MYPSO-1 Booting. Current bootcount is \${bootcount} of \${bootlimit}; "
113 bootcmd_bootSD="echo booting from SD; fatload mmc 0 \${loadaddr} image.ub; bootm \${loadaddr};"
114 bootcmd_bootSD_golden="echo booting from SD; fatload mmc 0 \${loadaddr} image_golden.ub; bootm \${loadaddr};"
115 bootcmd_bootEMMC="echo booting from eMMC; fatload mmc 1 \${loadaddr} image_golden.ub; bootm \${loadaddr};"
116 bootcmd_programPL_sdfirst="if fatload mmc 0 \${loadaddr} bitstream.bit notfound; then fpga loadb 0 \${loadaddr} \${filesize}; echo Loaded FPGA from SD; else fatload mmc 1 c:/configs/config
117 bootcmd_programPL_emcfirst="fatload mmc 1 \${loadaddr} bitstream.bit; fpga loadb 0 \${loadaddr} \${filesize}; echo Altboot. Loaded FPGA from emmc. "
118 bootcmd_programPL_red="fatload mmc 0 \${loadaddr} bitstream.bit; fpga loadb 0 \${loadaddr} \${filesize};"
119 bootcmd_toggleSD="echo toggling SD card; gpio toggle 46;"
120
121 bootcmd_exit=" reset; "
122
123 bootcmd_pico=${bootcmd_init}${bootcmd_welcomeText}${bootcmd_programPL_sdfirst}${bootcmd_bootSD}${bootcmd_toggleSD}${bootcmd_bootSD}${bootcmd_bootEMMC}${bootcmd_exit}
124 bootcmd_red=${bootcmd_init}${bootcmd_welcomeText}${bootcmd_programPL_red}${bootcmd_bootSD}${bootcmd_toggleSD}${bootcmd_bootSD}${bootcmd_bootEMMC}${bootcmd_exit}
125
126 altbootcmd_pico=${bootcmd_programPL_emcfirst}${bootcmd_bootEMMC}${bootcmd_toggleSD}${bootcmd_bootSD}${bootcmd_toggleSD}${bootcmd_bootSD} reset;"
127 altbootcmd_red=${bootcmd_programPL_red}${bootcmd_bootSD_golden}${bootcmd_bootSD} reset;"
128
129
130
131
132 if echo $* | grep -e "pico" -q
133 then
134 #set alternative boot sequence for when bootcounter > 5. bootm size defines max size for image in bytes (0x100000000+256 MB)
135 sed -i 's#ENV_SETTINGS#ENV_SETTINGS "upgrade_available=1\0" \0 \n "altbootcmd""saltbootcmd_pico""\0" \0 \n "bootm_size=0x100000000\0" \0 \n #g' project-spec/meta
136 # needed because we want bootm size variable to define max image size.
137 echo "#undef CONFIG_SYS_BOOTMAPSZ" >> project-spec/meta-user/recipes-bsp/u-boot/files/platform-top.h
138
139 echo ${bootcmd_pico} >> project-spec/meta-user/recipes-bsp/u-boot/files/platform-top.h
140
141
142 else
143 #set alternative boot sequence for when bootcounter > 5. bootm size defines max size for image in bytes (0x100000000+256 MB)
144 sed -i 's#ENV_SETTINGS#ENV_SETTINGS "upgrade_available=1\0" \0 \n "altbootcmd""saltbootcmd_red""\0" \0 \n "bootm_size=0x100000000\0" \0 \n #g' project-spec/meta
145 echo ${bootcmd_red} >> project-spec/meta-user/recipes-bsp/u-boot/files/platform-top.h
146
147
148
149

```




Logical System




How the System will work to fulfill expectations:
The System is the Bootloader program. The Bootloader starts by itself after the OPU receives power. The capability of the Bootloader is to prepare the operating system before any code is executed. The Bootloader does this by loading a bitstream to program the FPGA and a boot image to initialize the OS.


The Bootcounter's memory is stored in a flash memory, which keeps its status even in the case of loss of power to the system. This can be used to cycle past the main line of operations and force the system to start with the backup operations.



Abstract

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed. **The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic.** The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.





```

1186 int cli_opu_git(char* args)
1187 {
1188     (void)args;
1189     int packet_length = 1;
1190     csp_packet_t* packet = csp_buffer_get(packet_length);
1191
1192     packet->data[0] = OPU_CMD_GETGIT;
1193     packet->length = packet_length;
1194
1195     csp_conn_t* conn;
1196     conn = csp_connect(0, HYPSO_OPU_ADDRESS, OPU_TM_PORT, 1000, CSP_O_NONE);
1197     print_raw_packet(HYPSO_OPU_ADDRESS, OPU_TM_PORT, packet);
1198     if (csp_send(conn, packet, 1000) != 1)
1199     {
1200         printf("    Could not send request.\n");
1201         csp_buffer_free(packet);
1202         csp_close(conn);
1203         return ECOMM;
1204     }
1205
1206     // Wait for ACK
1207     csp_packet_t* return_packet = csp_read(conn, 3000);
1208     if (return_packet == NULL)
1209     {
1210         printf("    ACK Timeout.\n");
1211         csp_close(conn);
1212         return ETIMEDOUT;
1213     }
1214     return_packet->data[return_packet->length] = 0;
1215     printf("<-- %s", return_packet->data);
1216     csp_buffer_free(return_packet);
1217     csp_close(conn);
1218
1219     return 0;
1220 }


```

How much time does it take?

- 162 lines of code = 25 hours including time spent learning Capella
- So, we tried with another modeler and another functionality to see if we could get more data

cli opu git command

- Low-level command
- No extra documentation provided
- Only code lines
- Difficult to model without understand code
- Gave up and decided to go higher level instead after spending 3 hours trying to model function of 34 lines of code



Lessons learned

- Academic CubeSat teams are limited in Systems Engineering resources and experience – cannot choose or control who joins the project at any time
- Need to find ways to do SE activities without too large overhead
- Capella is open source and has a large online community which facilitates learning
- Can collaborate on model through Git
- Challenging to train engineers in MBSE in addition to their discipline (radio comm., ADCS, SW dev.) and develop understanding of what is needed to contribute to MBSE process
- **The first functionality to model should be higher-level code rather than low-level, where more knowledge of software systems is needed**

Way forward

- Model HYP SO-2 from top-down
- And bottom-up from existing functionality re-used from HYP SO-1
- Use for identifying functions not implemented to give issues in GitHub for students
- And dependability analysis
- And verification and validation (hopefully)

