



# How Much Time Does Modeling Take?

Experience from Modeling Without Experience

Evelyn Honoré-Livermore

#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

# **HYPSO Project**

The CubeSat and the context

#### **Our Goal**

1

Establish a pipeline for fast integration of payloads on small satellites

2

Establish a network of small satellites, drones, unmanned surface/underwater vehicles


## What are we trying to do?





Provide data for oceanographers

On-demand and coordinated missions with unmanned vehicles




## How do you get data today?

- Big satellites such as Sentinel
- Planned missions with boats and personnel that are costly and lengthy
- Manned mission in general, with drones or airplanes

 Hard to influence where and when the data is gathered

# **HYPSO Context**


System-of-Systems



#### **HYPSO**

- 6U CubeSat at NTNU
- In-house developed hyperspectral payload
- Polar SSO orbit












# HYPSO

- Pushbroom principle
- Detect spectra









#### **AutoNaut**

Cooperative longendurance wave powered autonomous surface vessel

#### **Scientific sensors**

- NORTEK Signature500 ADCP
- Seabird CTD SBE 49
- Aanderaa Oxygen Optode 4835
- WET Labs ECO Puck Triplet
- Airmar 120WX Weather Station
- ThelmaBiotel TBR 700 (acoustic fish tracker)
- IMU/Sea-state (in-house, work in progress)
- Spectrometer/HSI (work in progress)


# Problem: Detecting Oceanographic Phenomena


#### Phenomena:

- Temperature
- Salinity
- Current
- Wind
- Height
- Phytoplankton




**Light Absorption Spectra for Marine Algal Pigments** 





## **Operational Analysis - Capabilities**



#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

# **HYPSO** team

#### **2021 Team**







Jhonattan Toloza Model-based safety analysis



Erik Trydal 3D-design



Anders Brørvik Mechanical analysis



Jonas Brunsvik Optical analysis



Håkon Kindem Systems Engineer



ptomechanics Leader



Amund Gjersvik Electronics leader



Bjørn A. Kristiansen ADCS leader




Mariusz E. Grøtte Mission god



Sivert Bakken Software leader



Milica Orlandic FPGA leader



Joseph Garrett Operations leader



Roger Birkeland Embedded leader AND Ground segment leader



Dennis D. Langer Software god

Jon Alvarez Justo

Compressive sensing





Stian Grønlien Hubred ML for anomaly detection



Torbjørn Bratvold Exploration of machine learning techniques for classification in Hyperspectral images



Isaac SDR and FPGA



Fredrik Gran-Jensen Analyse av hyperspektr bilder fra satellitt og dro for å detektere alger i ha

> Armin Bahadoran RS422 and more



Thomas Halvard Bolle Payload HIL-testing



Elvira Aalerud Software development



Simen Netteland Exploration of new SoC architectures for on-board image processing pipelines



Eivind Bjørnebøle Software development

Simen Berg Error correcting codin small satellite tracki telemetry and comm



Linn Marie Sønsterud Payload HIL-testing



Kristine Døsvik Modeling onboard processing




#### **HYPSO** team

- 8 PhD/PostDoc researchers
- On average 15 MSc and 6 BSc students each year
- Students join for their bachelor and master thesis work
- Students join in late August and finish in May

#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. **Applying MBSE can be one way of achieving this.** Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0 and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

# Model-Based Systems Engineering goals for HYPSO project




#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.

#### **The Bootloader**


• Hardware-firmware-software co-design flow


opu-services												
CubeDMA			TimeStamp			Userspace IO						
Petalinux 2019.1												
UART	CAN	USB 2.0	ETHERNET	uSD	eMMC	QSPI	DRAM	GPIO	FP	GΑ	CF	'n



#### The Bootloader


- Hardware-firmware-software co-design flow
- Firmware and software execution flow





#### **The Bootloader**

- Hardware-firmware-software co-design flow
- Firmware and software execution flow
- Final booting procedure



#### The modeler


- Background in mechanical and systems engineering
- No experience with MBSE previously
- Some experience with coding from previous courses
- Did the Capella catapult tutorial and watched some webinars before starting the modeling effort

# **Modeling process**

Learn Capella	Software functionality	Understand bootloader	Model bootloader	Future work		
<ul> <li>Do tutorial and watch webinars</li> </ul>	<ul> <li>Meeting with software responsible, project manager</li> <li>Choose function to model</li> </ul>	<ul> <li>Limitations and functionality</li> <li>Intended vs. implemented design</li> </ul>	<ul> <li>Review with supervisors and group leaders</li> <li>New model iteration</li> </ul>	<ul> <li>Use model to simplify code</li> <li>Look for redundancies</li> <li>Identify dependability issues</li> </ul>		


### **Bootloader modeling I**


- 216 lines of code
- Very sequential




```
#clean everything
                                                                                                                                                                                                                                                            meta-plnx-generated/recipes-bsp/u-boot/configs/config.cfs
                                                                                                                                                      rm -rf pico-golden
                                                                                                                                                      rm -rf zed-golder
                                                                                                           # PRIMARY SYSTEM IMAGE (GREEN) and bootloade
                                                                                                          project_name="${1}-primary"
                                                                                              62 cd Sproject_name
                                                                                              67 sed -i 's/CONFIG_SUBSYSTEN_HOSTNAME/#/g' project-spec/configs/config
                      echo 'FILESEXTRAPATHS_prepend := "${THISDIR}/${PN}:" >> project-spec/meta-user/recipes-kernel/linux/linux-xlnx_%.bbappend
                        petalinux-config -c kernel --silentconfig
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ect-spec/configs/confi
111 bootcmd_init='#define CONFIG_BOOTCOMMAND "
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                t-spec/configs/config
                 bootcmd_welcomeText="echo HYPSO-1 Booting. Current bootcount is \$bootcount of \$bootlimit;"
113 bootcmd_bootSD="echo booting from SD; fatload mmc 0 \$loadaddr image.ub; bootm \$loadaddr;"
114 bootcmd bootSD golden="echo booting from SD: fatload mmc 8 \$loadaddr image golden.ub; bootm \$loadaddr:"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 pec/configs/config
115 bootcmd_bootEMMC="echo Booting from eMMC; fatload mmc 1 \$loadaddr image_golden.ub; bootm \$loadaddr;"
116 bootcmd_programPL_sdfirst="if fatload mmc 0 \$loadaddr bitstream.bit notfound; then fpga loadb 0 \$loadaddr \$filesize; echo Loaded FPGA from SD; else fatload mm
                 bootcmd_programPl_emmcfirst="fatload mmc 1 \$loadaddr bitstream.bit; fpga loadb 0 \$loadaddr \$filesize; echo Altboot. Loaded FPGA from emmc."
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                /config
                 bootcmd_programPL_zed="fatload mmc 0 \$loadaddr bitstream.bit; fpga loadb 0 \$loadaddr \$filesize;"
119 bootcmd_toggleSD="echo toggling SD card; gpio toggle 46;"
                 bootcmd_pico=${bootcmd_init}${bootcmd_welcomeText}${bootcmd_programPL_sdfirst}${bootcmd_boot50}${bootcmd_toggleS0}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_boot50}${bootcmd_b
                 bootcmd_ted=${bootcmd_init}${bootcmd_welcomeText}${bootcmd_programPL_ted}${bootcmd_bootSD}${bootcmd_toggleSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootcmd_bootSD}${bootCD}${bootCD}${bootCD}${bootCD}${bootCD}${boo
                 altbootcmd\_pico="\$\{bootcmd\_programPL\_emmcfirst\} \\ \{bootcmd\_bootEMMC\} \\ \{bootcmd\_toggleSD\} \\ \{bootcmd\_bootSD\} \\ \{bootcmd\_toggleSD\} \\ \{
                 altbootcmd_zed="${bootcmd_programPL_zed}${bootcmd_bootSD_golden}${bootcmd_bootSD} reset;"
                         sed -i 's#ENV_SETTINGS#ENV_SETTINGS "upgrade_available=1\\0" \\ n "altbootcmd-"$altbootcmd_pico"\\0" \\ n "bootm_size=0x100000000\0" \\ n #g' project-spec/met
                        # needed because we want bootm size variable to define max image size.
                      echo "#undef CONFIG SYS BOOTMAPSZ" >> project-spec/meta-user/recipes-bsp/u-boot/files/platform-top.h
                      echo ${bootcmd pico} >> project-spec/meta-user/recipes-bsp/u-boot/files/platform-top.h
                  #set alternative boot sequence for when bootcounter > 5. bootm size defines max size for image in bytes (0x10000000=256 MB)
                      sed -i 'smENV_SETTINGSMENV_SETTINGS "upgrade_available=1\\0" \\ \n "altbootcmd='"$altbootcmd_zed"\\0" \\ \n "bootm_size=0x100000000 \\0" \\ \n mg' project-spec/me
```

Executable File 216 lines (164 sloc) 10.3 KB









#### **Abstract**

A shared common mental model of a system design between team members is a goal many projects aspire to. Applying MBSE can be one way of achieving this. Here we present the results of an inexperienced modeler taking existing code logic and modeling it in Capella 5.0, and measuring how much effort was needed. The models make the logic of the program more accessible to coders who did not work on that specific piece of code previously, which can increase the possibility of code review and improving logic. The case study was a University CubeSat team, where team members join the project as a part of their thesis, while the project continues for 2-3 years, and modeling the code logic can reduce some of the onboarding effort required when new members want to reuse or improve on existing codebase.






```
.. 186 int cli_opu_git(char* args)
 1188
           (void)args;
 1189
           int packet_length = 1;
 1190
           csp_packet_t* packet = csp_buffer_get(packet_length);
 1191
 1192
           packet->data[0] = OPU_CMD_GETGIT;
           packet->length = packet_length;
 1193
 1194
 1195
           csp_conn_t* conn;
           conn = csp_connect(0, HYPSO_OPU_ADDRESS, OPU_TM_PORT, 1000, CSP_O_NONE
           print_raw_packet(HYPSO_OPU_ADDRESS, OPU_TM_PORT, packet);
 1197
 1198
           if (csp_send(conn, packet, 1000) != 1)
 1199
 1200
               printf(" Could not send request.\n");
 1201
            csp_buffer_free(packet);
  1202
             csp_close(conn);
  1203
               return ECOMM;
 1204
 1206
           csp_packet_t* return_packet = csp_read(conn, 3000);
 1208
           if (return_packet == NULL)
 1209
 1210
               printf(" ACK Timeout.\n");
 1211
              csp_close(conn);
  1212
              return ETIMEDOUT;
 1213
           return_packet->data[return_packet->length] = 0;
 1215
            printf("<-- %s", return_packet->data);
            csp_buffer_free(return_packet);
 1217
           csp_close(conn);
 1218
 1219
           return 0;
  1220
```

#### How much time does it take?

- 162 lines of code = 25 hours including time spent learning Capella
- So, we tried with another modeler and another functionality to see if we could get more data

### cli opu git command

- · Low-level command
- No extra documentation provided
- Only code lines
- Difficult to model without understand code
- Gave up and decided to go higher level instead after spending 3 hours trying to model function of 34 lines of code



# Lessons learned

- Academic CubeSat teams are limited in Systems
   Engineering resources and experience cannot choose or control who joins the project at any time
- Need to find ways to do SE activities without too large overhead
- Capella is open source and has a large online community which facilitates learning
- Can collaborate on model through Git
- Challenging to train engineers in MBSE in addition to their discipline (radio comm., ADCS, SW dev.) and develop understanding of what is needed to contribute to MBSE process
- The first functionality to model should be higherlevel code rather than low-level, where more knowledge of software systems is needed

## **Way forward**

- Model HYPSO-2 from top-down
- And bottom-up from existing functionality re-used from HYPSO-1
- Use for identifying functions not implemented to give issues in GitHub for students
- And dependability analysis
- And verification and validation (hopefully)





# Thank you

- Flow diagrams from Joar Gjersund's master thesis
- Bootloader model from Runar G Rovik's master thesis

• Work from Runar G Rovik's master thesis

