AArch64: Vector subtraction opcode inclusion

This commit adds AArch64 VFP instructions for vector subtraction operations. Following data-types are covered by these instructions- - VectorInt8 - VectorInt16 - VectorFloat - VectorDouble Signed-off-by: Md. Alvee Noor <mnoor@unb.ca>
eclipse · Mar 31, 2021 · 036741e · 036741e
1 parent 8f83faf
commit 036741e
Show file tree

Hide file tree

Showing 3 changed files with 12 additions and 0 deletions.
diff --git a/compiler/aarch64/codegen/ARM64Debug.cpp b/compiler/aarch64/codegen/ARM64Debug.cpp
@@ -502,6 +502,10 @@ static const char *opCodeToNameMap[] =
    "vadd8h",
    "vfadd4s",
    "vfadd2d",
+   "vsub16b",
+   "vsub8h",
+   "vfsub4s",
+   "vfsub2d",
    "nop",
    "proc",
    "fence",

diff --git a/compiler/aarch64/codegen/OMRInstOpCodeEnum.hpp b/compiler/aarch64/codegen/OMRInstOpCodeEnum.hpp
@@ -483,6 +483,10 @@
 		vadd8h,                                                  	/* 0x4E608400	ADD      	 */
 		vfadd4s,                                                  	/* 0x4E20D400	FADD      	 */
 		vfadd2d,                                                  	/* 0x4E60D400	FADD      	 */
+		vsub16b,                                                  	/* 0x6E208400	SUB      	 */
+		vsub8h,                                                  	/* 0x6E608400	SUB      	 */
+		vfsub4s,                                                  	/* 0x4EA0D400	FSUB      	 */
+		vfsub2d,                                                  	/* 0x4EE0D400	FSUB      	 */
 /* Hint instructions */
 		nop,                                                    	/* 0xD503201F   NOP          */
 /* Internal OpCodes */

diff --git a/compiler/aarch64/codegen/OpBinary.cpp b/compiler/aarch64/codegen/OpBinary.cpp
@@ -482,6 +482,10 @@ const OMR::ARM64::InstOpCode::OpCodeBinaryEntry OMR::ARM64::InstOpCode::binaryEn
 		0x4E608400,	/* ADD      	vadd8h	 */
 		0x4E20D400,	/* FADD      	vfadd4s	 */
 		0x4E60D400,	/* FADD      	vfadd2d	 */
+		0x6E208400,	/* SUB      	vsub16b	 */
+		0x6E608400,	/* SUB      	vsub8h	 */
+		0x4EA0D400,	/* FSUB      	vfsub4s	 */
+		0x4EE0D400,	/* FSUB      	vfsub2d	 */
 	/* Hint instructions */
 		0xD503201F,	/* NOP          nop      */
 };