Skip to content

Commit

Permalink
fix example
Browse files Browse the repository at this point in the history
  • Loading branch information
edadma committed Apr 2, 2018
1 parent 180265f commit 5dd4216
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -12,9 +12,9 @@ riscv
The Obligatory "Hello World" Example
------------------------------------

This example assumes that the complete RISC-V toolchain has been built and the various commands that are provided by that are on the path.
This example assumes that the complete RISC-V toolchain has been built and that the various commands that are provided by the toolchain are on the path.

The following Scala program builds a small emulated RISC-V computer with a "hello world" program in ROM, 64k of RAM and a character output devide memory mapped at address 0x20000.
The following Scala program builds a small emulated RISC-V computer with a "hello world" program in ROM, 64k of RAM and a character output device memory mapped at address 0x20000.

import xyz.hyperreal.riscv._

Expand Down

0 comments on commit 5dd4216

Please sign in to comment.