## CE-1921-11 - Dr. Durant - Quiz 9 Spring 2017, Week 10

- 1. (1 point) *Define spatial* locality and *explain* how a cache might exploit it.
- 2. (1 point) A 2048 B direct-mapped cache is divided into 32 blocks. *Calculate* how many bits there are.
- 3. (2 points) Continuing, there are 32 address lines. **Show** how the address is broken down into set, offset, and tag bits.
- 4. (2 points) Calculate an example of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache. If same tage but 10 st color
- 5. (1 point) **Show** how the address format will change if the cache is instead organized as a **4-way** set associative cache, but nothing else changes.
- 6. (2 points) *Confirm by calculation* that the 2 addresses above are still in the same set. Explain why this must be the case.
- 7. (1 point) Explain how the Z-way set associative cache avoids eviction of the first data read.
- O after accessing a program/data location, it is likely that meanly location; will be accessed soon due to the way programs a data are organized. Therefore, having a moderate/large blocking will "no-case" I/O likely to be used soon.
- 2) B\$=\(\frac{\cupselon}{3} = \frac{\cupselon}{3} B = \frac{26}{3} B = 26 B = 64 B \(\text{blocksize}\)\\
  \(\text{bils} = \log\_{\sqrt{advosoble}} \text{values} \| = \log\_{\sqrt{advosoble}} \(\text{values} \| = \log\_{\sqrt{advosoble}} \(\text{61}\)

- (5) S\$N, S= 4c nays = 32 = 8 sats > 3 set 6Hs 1 tag Set offsot
- 6 0x1100-> 0001 6001 0000 0000 Truncated squalts, so the truncated openal #5, so the truncated results are equal
- 9) It puts the data from the 2nd tog in the 2nd way of the same set.

Jame (lusuren
---------------

## CE-1921-21 - Dr. Durant - Quiz 9 Spring 2017, Week 10

- 1. (1 point) Define temporal locality and explain how a cache might exploit it.
- 2. (1 point) A 1024 B direct-mapped cache is divided into 8 blocks. *Calculate* how many *set bits* there are.
- 3. (2 points) Continuing, there are 32 address lines. **Show** how the address is broken down into set, offset, and tag bits.
- 4. (2 points) *Calculate* an *example* of 2 read addresses used consecutively that will cause the first read data to be evicted from the cache.
- 5. (1 point) **Show** how the address format will change if the cache is instead organized as a 2-way set associative cache, but nothing else changes.
- 6. (2 points) *Confirm by calculation* that the 2 addresses above are still in the same set. Explain why this must be the case.
- 7. (1 point) Explain how the set associative cache avoids eviction of the first data read.
- Once an instruction data location is accessed it is likely to be accessed again soon due to loops & how date structures work. To, it should be sept in the cache to speed future access.
- (2) & blocks > & sets > log\_2 8= 3 set bits
- (3) B= = 10×13 = 120 B blocksis → log2 128 = 7 offset biby

  - 6) 0×0 F86 = 0000 1100 1000 0000 In the set, we are truncating 2, equal 60×1280 = 0001 00100 0000 3-bit #s, so the really are equal.
  - The puts data for the 2rd tag in the 2rd way of the same set.