

BrainScaleS Workshop

4th HBP School

Korbinian Schreiber & Sebastian Billaudelle

June 12, 2017

Kirchhoff-Institute for Physics, Heidelberg University

First Section

Analog Neuromorphic Hardware

1

observations



2


mathematical model

$$C \frac{dV}{dt} = -g_L(V - E_L) + g_L \Delta_T \exp \frac{V - V_T}{\Delta_T} - w + I$$

$$\tau_w \frac{dw}{dt} = a(V - E_L) - w$$

3

hardware realization



Roadmap

2004

Spikey

- single chip system
- 384 LIF neurons

2010

HICANN

- 180 nm CMOS
- 512 AdEx neurons

2015

20 Wafer System

- 4 million neurons
- 0.9 billion synapses

2017

HICANN DLS

- 65 nm CMOS
- PPU:
integrated processing unit for advanced plasticity

2022

500 Wafer System

- 500 million neurons
- 130 billion synapses

Hello, world!