BrainScaleS Workshop

4th HBP School

Korbinian Schreiber & Sebastian Billaudelle June 12, 2017

Kirchhoff-Institute for Physics, Heidelberg University

First Section

Analog Neuromorphic Hardware



observations




mathematical model



hardware realization



$$\begin{aligned} C\frac{\mathrm{d}V}{\mathrm{d}t} &= -g_{\mathsf{L}}(V - E_{\mathsf{L}}) + g_{\mathsf{L}} \Delta_{\mathsf{T}} \exp \frac{V - V_{\mathsf{T}}}{\Delta_{\mathsf{T}}} - w + I \\ \tau_{\mathsf{W}} \frac{\mathrm{d}w}{\mathrm{d}t} &= a(V - E_{\mathsf{L}}) - w \end{aligned}$$



Roadmap 2004

Spikev

single chip

system

neurons


· 384 LIF

2010

HICANN



2017



 4 million neurons · 0.9 billion synapses

2015

20 Wafer System

HICANN DLS · 65 nm CMOS · PPU: integrated processing unit for advanced

plasticity

500 Wafer System · 500 million neurons 130 billion

2022

synapses

First Frame

Hello, world!