Physical description Logical description

Zet x86 open source SoC

http://zet.aluzina.org

v1.1 19 Feb 2010

Zeus Gómez Marmolejo

Contents

Physical description

- 2 Logical description
 - SoC level
 - Zet core level


Contents

Physical description

- Logical description
 - SoC level
 - Zet core level

Terasic Altera DE1 - Cyclone II FPGA


http://www.terasic.com.tw




Physical devices

- FPGA
- SDRAM
- SRAM
- Flash
- SD card
- VGA
- 50 Mhz osc
- PC
- reset

FPGA device EP2C20F484C7 Chip floorplan and pin usage for Zet version 1.1





FPGA physical layout

- LE: 9,397 / 18,752 (50 %)
- PINs: 202 / 315 (64 %)


Contents

Physical description

- 2 Logical description
 - SoC level
 - Zet core level

Zet SoC FPGA toplevel

version 1.1



Wishbone master

Zet x86 proc


Wishbone slaves

- Flash
- UART
- PS2 keyb
- sw LEDs
- VGA
- FML bridge to RAM
- SD card


Wishbone SoC interconnection architecture

Single read/write transactions


Read:



Write:



Zet processor toplevel Simplified block schematic for version 1.1




8086 instruction format

Instruction Prefixes	
Segment Override Prefix	One single instruction
Opcode	Up to 9 bytes in length!Can be 1 byte longOpcode is always
Operand Address	present
Displacement	
Immediate	

Fetch FSM Decoder tells what to do

Each cycle we progress through the FSM, decoder decides



16-bit x86 instruction examples CISC in its full extent

encoding of "lock movw \$0x7432,%cs:-0x101(%bx,%di)"

- Ox2e (prefix): cs
- 2 0xf0 (prefix): lock
- Oxc7 (opcode): movw
- **0x81** (modrm): (%bx,%di)
- Oxff Oxfe (offset): -0x101
- **o** 0x32 0x74 (immediate): 0x7432

encoding of "push %bx"

0 0x53 (opcode + operand): push %bx

16-bit x86 instruction examples (2)

instruction "into", probably one of the most complex:


- Check if OF == 1 then
- 2 SP = SP 2
- flags to stack
- **5** SP = SP 2
- OS to stack
- OCS = *((unsigned short) 0x12)
- SP = SP 2
- IP to stack
- \bullet IP = *((unsigned short) 0x10)

Decoder

Opcode lookup - sequencer ROM - microcode ROM

Decode stage

- From "opcode" and "modrm" we get a sequencer address. This is implemented in logic to minimize memory utilization.
- The sequencer keeps reading in the ROM till it reaches "1"
- For each address in the sequencer, use it to index the microcode ROM to get the actual microinstruction.



Microcode format

		description	
1:0	addr_s	Register address (read) for the segment that goes to regfile	
5:2	addr_a	Register address A (read) that goes to regfile	
9:6	addr_b	Register address B (read) that goes to regfile	
13:10	addr_c	Register address C (read) that goes to regfile	
17:14	addr_d	Register address D (write) that goes to regfile	
18	wrfl	Write to flags?	
19	wr_mem	wm Write to mem?	
20	wr	Write to regfile?	
21	wr_cnd	Conditional write to regfile	
22	high	Write to regfile for bits 31:16 that comes out from the ALU to DX (mul/div operations).	
25:23	t	Instruction type (controls the main ALU's multiplexer)	
28:26	func	Function inside the type (second multiplexer, inside each module type in the ALU)	
29	byteop	Byte operation	
31:30	memalu	What goes to regfile in the D bus is the memory output or the ALU?	
32	m_io	Is this an IO address or MEM address?	
33	b_imm	Control to multiplexer to choose if that goes to the ALU from bus B comes from regfile or from the immediate	
34	a_byte	The addr_a address refers to a 8 bit register?	
35	c_byte	The addr_c address refers to a 8 bit register?	
36	var_s	Control from the variable field addr_s, described below.	
38:37	var_a	Control from the variable field addr_a, described below.	
40:39	var_b	Control from the variable field addr_b, described below.	
42:41	var_c	Control from the variable field addr_c, described below.	
44:43	var_d	Control from the variable field addr_d, described below.	
45	var_off	Control from the variable field <i>offset</i> , described below.	
48:46	var_imm	Control from the variable field imm, described below.	

```
vi vo vd vc vb va vs cb ab im mi ma bv fun t
                                           wh wr wm wf addadcadbada s
     xxx x xx xx xx xx x x x x x x 0x x 111 010 0 00 0
                                                  0 xxxx xxxx xxxx xxxx xx
TNTO
     001 x 00 xx xx 00 x x 0
                            1 x 01 0 101 001
                                            0 01 0 0 0100 xxxx xxxx 0100 xx
TNTO
TNTO
     000 x 00 xx xx xx x x x
                                   0 101 111
                                            0.01
                                                   0 1101 xxxx xxxx xxxx xx
TNTO
     xxx 0 xx 00 00 00
                                   0 000 111
                                                   0 xxxx 1101 1100 0100 10
INTO
                                   0 110 111
                                                   1 xxxx xxxx xxxx xxxx xx
                                                                        // i=0 t=0
                             x 01
                                            0 00 0
INTO
                                   0 101 001
                                            0 01
                                                   0 0100 xxxx xxxx 0100 xx
                                                                        // sp-4
INTO
     xxx 0 xx 00 00 00 0
                           0 0 1x 0 000 111
                                            0 00 1
                                                   0 xxxx 1111 1100 0100 10
                                                                       // st(ip)
                                                  0 xxxx 1001 1100 0100 10
INTO
     xxx 0 xx 00 00 00 0 0 0 0 0 1x 0 001 111 0 00 1
                                                                        // st(cs)
INTO
     010 x 00 xx xx xx x x 0
                              x 01 0 000 000 0 01 0
                                                   0 1101 xxxx xxxx xxxx xx
                                                                        // 4->tmp
INTO
     // tmp*4
                           1 0 10 0 001 001 0 01 0 0 1001 xxxx xxxx 1101 xx
INTO
     001 x 00 xx xx 00 x x 0
                                                                       // ld(cs)
     INTO
                                                                        // ld(ip)
```

There is a script **bin/web2rom** that fetches all the microcode definitions and creates the corresponding ROMs files.

Simulation

(simulation example)

Zet New Generation

New features

- Get rid of the Fetch FSM. Consider pref as normal insn
- 100 Mhz instead of 12.5 Mhz. Then remove asynchronous bridges
- Max 1 IPC (now it's about 4-6 IPC)
- iCache and write-through dCache. Use 2 wb masters at the toplevel.

How to do it

- Design each stage separatelly, registering outputs
- Create a stub for each stage to check max 9.5ns routing delay
- Use already written test suites for each instruction type

Proposed pipeline 8 stage pipeline



SoC level

Zet core level

8 stage pipeline:

- Fetch. Fetch 6 bytes from memory
- Decode. Calculate the sequencer address, based on the opcode, mode byte. Calculate instruction size, feed it back to fetch.
- Sequencer. Calculate the microcode address, get it from the sequencer ROM.
- Issue. Get the microcode IR from the microcode ROM.
- Read. Read from the register file
- Execute. ALU execution: sum, mul, div, eff addr, ...
- Memory. Load/store from memory.
- Write back. Write to register file.