bcc_s6_pg2.sch

v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_s6_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
C 2700 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 3495 1999 8 10 0 1 0 0 1
refdes=MH?
V 3599 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 2700 2500 3300 2500 1 0 0
{
T 2700 2500 5 10 0 0 0 0 1
pintype=unknown
T 3355 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 2545 5 10 0 1 0 6 1
pinnumber=1
T 2700 2500 5 10 0 0 0 0 1
pinseq=1
T 3100 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 3495 1999 5 10 1 1 0 0 1
refdes=MH2
T 2700 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 2700 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 3495 1299 8 10 0 1 0 0 1
refdes=MH?
V 3599 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 3599 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 2700 1800 3300 1800 1 0 0
{
T 2700 1800 5 10 0 0 0 0 1
pintype=unknown
T 3355 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 3205 1845 5 10 0 1 0 6 1
pinnumber=1
T 2700 1800 5 10 0 0 0 0 1
pinseq=1
T 3100 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 3495 1299 5 10 1 1 0 0 1
refdes=MH4
T 2700 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 2000 1 0 0 EMBEDDEDmount_hole.sym
[
T 2195 1999 8 10 0 1 0 0 1
refdes=MH?
V 2299 2499 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 2499 5 10 0 1 0 0 1
footprint=mount_hole
}
P 1400 2500 2000 2500 1 0 0
{
T 1400 2500 5 10 0 0 0 0 1
pintype=unknown
T 2055 2495 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 2545 5 10 0 1 0 6 1
pinnumber=1
T 1400 2500 5 10 0 0 0 0 1
pinseq=1
T 1800 2800 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 2195 1999 5 10 1 1 0 0 1
refdes=MH1
T 1400 2000 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 1400 1300 1 0 0 EMBEDDEDmount_hole.sym
[
T 2195 1299 8 10 0 1 0 0 1
refdes=MH?
V 2299 1799 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 2299 1799 5 10 0 1 0 0 1
footprint=mount_hole
}
P 1400 1800 2000 1800 1 0 0
{
T 1400 1800 5 10 0 0 0 0 1
pintype=unknown
T 2055 1795 5 10 0 1 0 0 1
pinlabel=unknown
T 1905 1845 5 10 0 1 0 6 1
pinnumber=1
T 1400 1800 5 10 0 0 0 0 1
pinseq=1
T 1800 2100 5 10 0 1 0 0 1
device=mount_hole
}
]
{
T 2195 1299 5 10 1 1 0 0 1
refdes=MH3
T 1400 1300 5 10 0 0 0 0 1
footprint=mount_hole_125
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
3
T 15900 2000 9 10 1 0 0 0 1
Blank Canvas Cape S6 V0.1: Config, Clock & I/O Interface
C 3000 14300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 3075 14550 9 8 1 0 0 0 1
+3.3V
T 3300 14300 8 8 0 0 0 0 1
net=+3.3V:1
P 3200 14300 3200 14500 1 0 0
{
T 3250 14350 5 6 0 1 0 0 1
pinnumber=1
T 3250 14350 5 6 0 0 0 0 1
pinseq=1
T 3250 14350 5 6 0 1 0 0 1
pinlabel=1
T 3250 14350 5 6 0 1 0 0 1
pintype=pwr
}
L 3050 14500 3350 14500 3 0 0 0 -1 -1
]
C 8300 13600 1 0 0 EMBEDDEDoutput-1.sym
[
T 8400 13900 5 10 0 0 0 0 1
device=OUTPUT
P 8300 13700 8500 13700 1 0 0
{
T 8550 13650 5 6 0 1 0 0 1
pinnumber=1
T 8550 13650 5 6 0 0 0 0 1
pinseq=1
}
L 8500 13800 8500 13600 3 0 0 0 -1 -1
L 8500 13800 9000 13800 3 0 0 0 -1 -1
L 9000 13800 9100 13700 3 0 0 0 -1 -1
L 9100 13700 9000 13600 3 0 0 0 -1 -1
L 9000 13600 8500 13600 3 0 0 0 -1 -1
]
{
T 8400 13900 5 10 0 0 0 0 1
device=OUTPUT
T 9200 13600 5 10 1 1 0 0 1
value=FPGA_INIT
T 8300 13600 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 3200 15500 1 0 0 EMBEDDEDfxo-hc73.sym
[
P 4800 15600 4500 15600 1 0 0
{
T 4800 15600 5 8 0 0 0 0 1
pintype=pas
T 4445 15595 5 8 1 1 0 6 1
pinlabel=out
T 4595 15645 5 8 1 1 0 0 1
pinnumber=3
T 4800 15600 5 8 0 0 0 0 1
pinseq=3
}
P 4500 15900 4800 15900 1 0 1
{
T 4595 15945 5 8 1 1 0 0 1
pinnumber=4
T 3950 15850 5 8 0 0 0 0 1
pinseq=4
T 4445 15895 5 8 1 1 0 6 1
pinlabel=vdd
T 3950 15850 5 8 0 1 0 0 1
pintype=pas
}
T 3500 16100 8 10 0 1 0 0 1
refdes=U?
B 3500 15500 1000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 3500 15900 3200 15900 1 0 1
{
T 3405 15945 5 8 1 1 0 6 1
pinnumber=1
T 4050 15850 5 8 0 0 0 6 1
pinseq=1
T 3555 15895 5 8 1 1 0 0 1
pinlabel=ena
T 4050 15850 5 8 0 1 0 6 1
pintype=pas
}
P 3500 15600 3200 15600 1 0 1
{
T 3405 15645 5 8 1 1 0 6 1
pinnumber=2
T 4050 15550 5 8 0 0 0 6 1
pinseq=2
T 3555 15595 5 8 1 1 0 0 1
pinlabel=gnd
T 4050 15550 5 8 0 1 0 6 1
pintype=pas
}
T 1500 14000 5 10 0 0 0 0 1
device=fxo-hc73
]
{
T 3400 15200 5 10 1 1 0 0 1
device=VCC1-B3D-M50
T 3500 16100 5 10 1 1 0 0 1
refdes=U204
T 3200 15500 5 10 0 0 0 0 1
footprint=HC73
}
C 3000 13600 1 0 1 EMBEDDEDoutput-1.sym
[
L 2300 13600 2800 13600 3 0 0 0 -1 -1
L 2200 13700 2300 13600 3 0 0 0 -1 -1
L 2300 13800 2200 13700 3 0 0 0 -1 -1
L 2800 13800 2300 13800 3 0 0 0 -1 -1
L 2800 13800 2800 13600 3 0 0 0 -1 -1
P 3000 13700 2800 13700 1 0 0
{
T 2750 13650 5 6 0 0 0 6 1
pinseq=1
T 2750 13650 5 6 0 1 0 6 1
pinnumber=1
}
T 2900 13900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 2900 13900 5 10 0 0 0 6 1
device=OUTPUT
T 2100 13600 5 10 1 1 0 6 1
value=I2C2_SDA
T 3000 13600 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 3000 14000 1 0 1 EMBEDDEDoutput-1.sym
[
L 2300 14000 2800 14000 3 0 0 0 -1 -1
L 2200 14100 2300 14000 3 0 0 0 -1 -1
L 2300 14200 2200 14100 3 0 0 0 -1 -1
L 2800 14200 2300 14200 3 0 0 0 -1 -1
L 2800 14200 2800 14000 3 0 0 0 -1 -1
P 3000 14100 2800 14100 1 0 0
{
T 2750 14050 5 6 0 0 0 6 1
pinseq=1
T 2750 14050 5 6 0 1 0 6 1
pinnumber=1
}
T 2900 14300 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 2900 14300 5 10 0 0 0 6 1
device=OUTPUT
T 2100 14000 5 10 1 1 0 6 1
value=I2C2_SCL
T 3000 14000 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 3400 13700 3000 13700 4
N 3000 14100 3600 14100 4
N 8300 13700 6500 13700 4
N 8300 13500 6500 13500 4
N 6500 13100 8300 13100 4
C 2900 15300 1 0 0 EMBEDDEDgnd-1.sym
[
L 2980 15310 3020 15310 3 0 0 0 -1 -1
L 2955 15350 3045 15350 3 0 0 0 -1 -1
L 2900 15400 3100 15400 3 0 0 0 -1 -1
P 3000 15400 3000 15600 1 0 1
{
T 3058 15461 5 4 0 1 0 0 1
pinnumber=1
T 3058 15461 5 4 0 0 0 0 1
pinseq=1
T 3058 15461 5 4 0 1 0 0 1
pinlabel=1
T 3058 15461 5 4 0 1 0 0 1
pintype=pwr
}
T 3200 15350 8 10 0 0 0 0 1
net=GND:1
]
C 4700 16500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 4750 16700 5050 16700 3 0 0 0 -1 -1
P 4900 16500 4900 16700 1 0 0
{
T 4950 16550 5 6 0 1 0 0 1
pinnumber=1
T 4950 16550 5 6 0 0 0 0 1
pinseq=1
T 4950 16550 5 6 0 1 0 0 1
pinlabel=1
T 4950 16550 5 6 0 1 0 0 1
pintype=pwr
}
T 5000 16500 8 8 0 0 0 0 1
net=+3.3V:1
T 4775 16750 9 8 1 0 0 0 1
+3.3V
]
N 4900 15900 4900 16500 4
N 3200 15600 3000 15600 4
N 4900 15900 4800 15900 4
N 3000 15900 3000 16400 4
N 3000 16400 4900 16400 4
N 3000 15900 3200 15900 4
N 4800 15600 8300 15600 4
C 8300 15500 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 15600 8500 15600 1 0 0
{
T 8550 15550 5 6 0 0 0 0 1
pinseq=1
T 8550 15550 5 6 0 1 0 0 1
pinnumber=1
}
L 8500 15700 8500 15500 3 0 0 0 -1 -1
L 8500 15700 9000 15700 3 0 0 0 -1 -1
L 9000 15700 9100 15600 3 0 0 0 -1 -1
L 9100 15600 9000 15500 3 0 0 0 -1 -1
L 9000 15500 8500 15500 3 0 0 0 -1 -1
T 8400 15800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 15800 5 10 0 0 0 0 1
device=OUTPUT
T 9200 15500 5 10 1 1 0 0 1
value=FPGA_CLK50
T 8300 15500 5 10 0 1 180 0 1
net=FPGA_CLK50:1
}
C 3300 11500 1 0 0 EMBEDDEDgnd-1.sym
[
P 3400 11600 3400 11800 1 0 1
{
T 3458 11661 5 4 0 1 0 0 1
pintype=pwr
T 3458 11661 5 4 0 1 0 0 1
pinlabel=1
T 3458 11661 5 4 0 0 0 0 1
pinseq=1
T 3458 11661 5 4 0 1 0 0 1
pinnumber=1
}
L 3300 11600 3500 11600 3 0 0 0 -1 -1
L 3355 11550 3445 11550 3 0 0 0 -1 -1
L 3380 11510 3420 11510 3 0 0 0 -1 -1
T 3600 11550 8 10 0 0 0 0 1
net=GND:1
]
N 3300 12500 3800 12500 4
N 3100 12700 3800 12700 4
N 3400 12100 3800 12100 4
T 1400 11500 9 10 1 0 0 0 2
I2C Address Mapping
0 - 0x38
C 4900 16000 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 4900 16200 5100 16200 1 0 0
{
T 5100 16200 5 8 0 1 0 2 1
pintype=pas
T 5100 16200 9 8 0 1 0 0 1
pinlabel=1
T 5050 16150 5 8 0 1 0 8 1
pinseq=1
T 5050 16250 5 8 0 1 0 6 1
pinnumber=1
}
P 5800 16200 5600 16200 1 0 0
{
T 5600 16200 5 8 0 1 0 8 1
pintype=pas
T 5600 16200 9 8 0 1 0 6 1
pinlabel=2
T 5650 16150 5 8 0 1 0 2 1
pinseq=2
T 5650 16250 5 8 0 1 0 0 1
pinnumber=2
}
L 5300 16400 5300 16000 3 0 0 0 -1 -1
L 5400 16400 5400 16000 3 0 0 0 -1 -1
L 5600 16200 5400 16200 3 0 0 0 -1 -1
L 5300 16200 5100 16200 3 0 0 0 -1 -1
T 5100 16700 5 10 0 0 0 0 1
device=CAPACITOR
T 5100 16500 8 10 0 1 0 0 1
refdes=C?
T 5100 17300 5 10 0 0 0 0 1
description=capacitor
T 5100 17100 5 10 0 0 0 0 1
numslots=0
T 5100 16900 5 10 0 0 0 0 1
symversion=0.1
]
{
T 5100 16700 5 10 0 0 0 0 1
device=CAPACITOR
T 5300 16400 5 10 1 1 0 0 1
value=0.1uf
T 4900 16000 5 10 0 0 270 0 1
footprint=my_0603
T 5300 16600 5 10 1 1 0 0 1
refdes=C202
}
C 5700 15900 1 0 0 EMBEDDEDgnd-1.sym
[
P 5800 16000 5800 16200 1 0 1
{
T 5858 16061 5 4 0 1 0 0 1
pintype=pwr
T 5858 16061 5 4 0 1 0 0 1
pinlabel=1
T 5858 16061 5 4 0 0 0 0 1
pinseq=1
T 5858 16061 5 4 0 1 0 0 1
pinnumber=1
}
L 5700 16000 5900 16000 3 0 0 0 -1 -1
L 5755 15950 5845 15950 3 0 0 0 -1 -1
L 5780 15910 5820 15910 3 0 0 0 -1 -1
T 6000 15950 8 10 0 0 0 0 1
net=GND:1
]
C 2900 12700 1 0 1 EMBEDDEDcapacitor-1.sym
[
L 2500 12900 2700 12900 3 0 0 0 -1 -1
L 2200 12900 2400 12900 3 0 0 0 -1 -1
L 2400 13100 2400 12700 3 0 0 0 -1 -1
L 2500 13100 2500 12700 3 0 0 0 -1 -1
P 2000 12900 2200 12900 1 0 0
{
T 2150 12950 5 8 0 1 0 6 1
pinnumber=2
T 2150 12850 5 8 0 1 0 8 1
pinseq=2
T 2200 12900 9 8 0 1 0 0 1
pinlabel=2
T 2200 12900 5 8 0 1 0 2 1
pintype=pas
}
P 2900 12900 2700 12900 1 0 0
{
T 2750 12950 5 8 0 1 0 0 1
pinnumber=1
T 2750 12850 5 8 0 1 0 2 1
pinseq=1
T 2700 12900 9 8 0 1 0 6 1
pinlabel=1
T 2700 12900 5 8 0 1 0 8 1
pintype=pas
}
T 2700 13600 5 10 0 0 0 6 1
symversion=0.1
T 2700 13800 5 10 0 0 0 6 1
numslots=0
T 2700 14000 5 10 0 0 0 6 1
description=capacitor
T 2700 13200 8 10 0 1 0 6 1
refdes=C?
T 2700 13400 5 10 0 0 0 6 1
device=CAPACITOR
]
{
T 2700 13400 5 10 0 0 0 6 1
device=CAPACITOR
T 2100 13400 5 10 1 1 180 6 1
refdes=C201
T 2500 13100 5 10 1 1 0 6 1
value=0.1uf
T 2900 12700 5 10 0 0 270 2 1
footprint=my_0603
}
C 2100 12600 1 0 1 EMBEDDEDgnd-1.sym
[
L 2020 12610 1980 12610 3 0 0 0 -1 -1
L 2045 12650 1955 12650 3 0 0 0 -1 -1
L 2100 12700 1900 12700 3 0 0 0 -1 -1
P 2000 12700 2000 12900 1 0 1
{
T 1942 12761 5 4 0 1 0 6 1
pinnumber=1
T 1942 12761 5 4 0 0 0 6 1
pinseq=1
T 1942 12761 5 4 0 1 0 6 1
pinlabel=1
T 1942 12761 5 4 0 1 0 6 1
pintype=pwr
}
T 1800 12650 8 10 0 0 0 6 1
net=GND:1
]
N 17200 11600 17200 16400 4
N 17600 12600 17200 12600 4
N 19400 11600 19400 16400 4
N 19400 11600 17200 11600 4
N 19000 12600 19400 12600 4
N 16800 12300 16800 12400 4
N 19300 12800 19000 12800 4
N 17300 12800 17600 12800 4
C 19900 15900 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 16200 5 10 0 0 0 0 1
device=OUTPUT
L 20600 15900 20100 15900 3 0 0 0 -1 -1
L 20700 16000 20600 15900 3 0 0 0 -1 -1
L 20600 16100 20700 16000 3 0 0 0 -1 -1
L 20100 16100 20600 16100 3 0 0 0 -1 -1
L 20100 16100 20100 15900 3 0 0 0 -1 -1
P 19900 16000 20100 16000 1 0 0
{
T 20150 15950 5 6 0 1 0 0 1
pinnumber=1
T 20150 15950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 16200 5 10 0 0 0 0 1
device=OUTPUT
T 20800 15900 5 10 1 1 0 0 1
value=JA4
T 19900 15900 5 10 0 1 180 0 1
net=JA4:1
}
C 19900 15700 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 16000 5 10 0 0 0 0 1
device=OUTPUT
P 19900 15800 20100 15800 1 0 0
{
T 20150 15750 5 6 0 0 0 0 1
pinseq=1
T 20150 15750 5 6 0 1 0 0 1
pinnumber=1
}
L 20100 15900 20100 15700 3 0 0 0 -1 -1
L 20100 15900 20600 15900 3 0 0 0 -1 -1
L 20600 15900 20700 15800 3 0 0 0 -1 -1
L 20700 15800 20600 15700 3 0 0 0 -1 -1
L 20600 15700 20100 15700 3 0 0 0 -1 -1
]
{
T 20000 16000 5 10 0 0 0 0 1
device=OUTPUT
T 20800 15700 5 10 1 1 0 0 1
value=JA5
T 19900 15700 5 10 0 1 180 0 1
net=JA5:1
}
C 19900 15500 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 15800 5 10 0 0 0 0 1
device=OUTPUT
P 19900 15600 20100 15600 1 0 0
{
T 20150 15550 5 6 0 0 0 0 1
pinseq=1
T 20150 15550 5 6 0 1 0 0 1
pinnumber=1
}
L 20100 15700 20100 15500 3 0 0 0 -1 -1
L 20100 15700 20600 15700 3 0 0 0 -1 -1
L 20600 15700 20700 15600 3 0 0 0 -1 -1
L 20700 15600 20600 15500 3 0 0 0 -1 -1
L 20600 15500 20100 15500 3 0 0 0 -1 -1
]
{
T 20000 15800 5 10 0 0 0 0 1
device=OUTPUT
T 20800 15500 5 10 1 1 0 0 1
value=JA6
T 19900 15500 5 10 0 1 180 0 1
net=JA6:1
}
C 19900 15300 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 15600 5 10 0 0 0 0 1
device=OUTPUT
P 19900 15400 20100 15400 1 0 0
{
T 20150 15350 5 6 0 0 0 0 1
pinseq=1
T 20150 15350 5 6 0 1 0 0 1
pinnumber=1
}
L 20100 15500 20100 15300 3 0 0 0 -1 -1
L 20100 15500 20600 15500 3 0 0 0 -1 -1
L 20600 15500 20700 15400 3 0 0 0 -1 -1
L 20700 15400 20600 15300 3 0 0 0 -1 -1
L 20600 15300 20100 15300 3 0 0 0 -1 -1
]
{
T 20000 15600 5 10 0 0 0 0 1
device=OUTPUT
T 20800 15300 5 10 1 1 0 0 1
value=JA7
T 19900 15300 5 10 0 1 180 0 1
net=JA7:1
}
C 19900 15100 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 15400 5 10 0 0 0 0 1
device=OUTPUT
P 19900 15200 20100 15200 1 0 0
{
T 20150 15150 5 6 0 0 0 0 1
pinseq=1
T 20150 15150 5 6 0 1 0 0 1
pinnumber=1
}
L 20100 15300 20100 15100 3 0 0 0 -1 -1
L 20100 15300 20600 15300 3 0 0 0 -1 -1
L 20600 15300 20700 15200 3 0 0 0 -1 -1
L 20700 15200 20600 15100 3 0 0 0 -1 -1
L 20600 15100 20100 15100 3 0 0 0 -1 -1
]
{
T 20000 15400 5 10 0 0 0 0 1
device=OUTPUT
T 20800 15100 5 10 1 1 0 0 1
value=JB4
T 19900 15100 5 10 0 1 180 0 1
net=JB4:1
}
C 19900 14900 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 15200 5 10 0 0 0 0 1
device=OUTPUT
L 20600 14900 20100 14900 3 0 0 0 -1 -1
L 20700 15000 20600 14900 3 0 0 0 -1 -1
L 20600 15100 20700 15000 3 0 0 0 -1 -1
L 20100 15100 20600 15100 3 0 0 0 -1 -1
L 20100 15100 20100 14900 3 0 0 0 -1 -1
P 19900 15000 20100 15000 1 0 0
{
T 20150 14950 5 6 0 1 0 0 1
pinnumber=1
T 20150 14950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 15200 5 10 0 0 0 0 1
device=OUTPUT
T 20800 14900 5 10 1 1 0 0 1
value=JB5
T 19900 14900 5 10 0 1 180 0 1
net=JB5:1
}
C 19900 14700 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 15000 5 10 0 0 0 0 1
device=OUTPUT
L 20600 14700 20100 14700 3 0 0 0 -1 -1
L 20700 14800 20600 14700 3 0 0 0 -1 -1
L 20600 14900 20700 14800 3 0 0 0 -1 -1
L 20100 14900 20600 14900 3 0 0 0 -1 -1
L 20100 14900 20100 14700 3 0 0 0 -1 -1
P 19900 14800 20100 14800 1 0 0
{
T 20150 14750 5 6 0 1 0 0 1
pinnumber=1
T 20150 14750 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 15000 5 10 0 0 0 0 1
device=OUTPUT
T 20800 14700 5 10 1 1 0 0 1
value=JB6
T 19900 14700 5 10 0 1 180 0 1
net=JB6:1
}
C 19900 14500 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 14800 5 10 0 0 0 0 1
device=OUTPUT
L 20600 14500 20100 14500 3 0 0 0 -1 -1
L 20700 14600 20600 14500 3 0 0 0 -1 -1
L 20600 14700 20700 14600 3 0 0 0 -1 -1
L 20100 14700 20600 14700 3 0 0 0 -1 -1
L 20100 14700 20100 14500 3 0 0 0 -1 -1
P 19900 14600 20100 14600 1 0 0
{
T 20150 14550 5 6 0 1 0 0 1
pinnumber=1
T 20150 14550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 14800 5 10 0 0 0 0 1
device=OUTPUT
T 20800 14500 5 10 1 1 0 0 1
value=JB7
T 19900 14500 5 10 0 1 180 0 1
net=JB7:1
}
C 19900 14300 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 14600 5 10 0 0 0 0 1
device=OUTPUT
P 19900 14400 20100 14400 1 0 0
{
T 20150 14350 5 6 0 0 0 0 1
pinseq=1
T 20150 14350 5 6 0 1 0 0 1
pinnumber=1
}
L 20100 14500 20100 14300 3 0 0 0 -1 -1
L 20100 14500 20600 14500 3 0 0 0 -1 -1
L 20600 14500 20700 14400 3 0 0 0 -1 -1
L 20700 14400 20600 14300 3 0 0 0 -1 -1
L 20600 14300 20100 14300 3 0 0 0 -1 -1
]
{
T 20000 14600 5 10 0 0 0 0 1
device=OUTPUT
T 20800 14300 5 10 1 1 0 0 1
value=JC4
T 19900 14300 5 10 0 1 180 0 1
net=JC4:1
}
C 19900 14100 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 14400 5 10 0 0 0 0 1
device=OUTPUT
L 20600 14100 20100 14100 3 0 0 0 -1 -1
L 20700 14200 20600 14100 3 0 0 0 -1 -1
L 20600 14300 20700 14200 3 0 0 0 -1 -1
L 20100 14300 20600 14300 3 0 0 0 -1 -1
L 20100 14300 20100 14100 3 0 0 0 -1 -1
P 19900 14200 20100 14200 1 0 0
{
T 20150 14150 5 6 0 1 0 0 1
pinnumber=1
T 20150 14150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 14400 5 10 0 0 0 0 1
device=OUTPUT
T 20800 14100 5 10 1 1 0 0 1
value=JC5
T 19900 14100 5 10 0 1 180 0 1
net=JC5:1
}
C 19900 13900 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 14200 5 10 0 0 0 0 1
device=OUTPUT
L 20600 13900 20100 13900 3 0 0 0 -1 -1
L 20700 14000 20600 13900 3 0 0 0 -1 -1
L 20600 14100 20700 14000 3 0 0 0 -1 -1
L 20100 14100 20600 14100 3 0 0 0 -1 -1
L 20100 14100 20100 13900 3 0 0 0 -1 -1
P 19900 14000 20100 14000 1 0 0
{
T 20150 13950 5 6 0 1 0 0 1
pinnumber=1
T 20150 13950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 14200 5 10 0 0 0 0 1
device=OUTPUT
T 20800 13900 5 10 1 1 0 0 1
value=JC6
T 19900 13900 5 10 0 1 180 0 1
net=JC6:1
}
C 19900 13700 1 0 0 EMBEDDEDoutput-1.sym
[
T 20000 14000 5 10 0 0 0 0 1
device=OUTPUT
L 20600 13700 20100 13700 3 0 0 0 -1 -1
L 20700 13800 20600 13700 3 0 0 0 -1 -1
L 20600 13900 20700 13800 3 0 0 0 -1 -1
L 20100 13900 20600 13900 3 0 0 0 -1 -1
L 20100 13900 20100 13700 3 0 0 0 -1 -1
P 19900 13800 20100 13800 1 0 0
{
T 20150 13750 5 6 0 1 0 0 1
pinnumber=1
T 20150 13750 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 20000 14000 5 10 0 0 0 0 1
device=OUTPUT
T 20800 13700 5 10 1 1 0 0 1
value=JC7
T 19900 13700 5 10 0 1 180 0 1
net=JC7:1
}
C 16700 15900 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 16200 5 10 0 0 0 6 1
device=OUTPUT
P 16700 16000 16500 16000 1 0 0
{
T 16450 15950 5 6 0 0 0 6 1
pinseq=1
T 16450 15950 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 16100 16500 15900 3 0 0 0 -1 -1
L 16500 16100 16000 16100 3 0 0 0 -1 -1
L 16000 16100 15900 16000 3 0 0 0 -1 -1
L 15900 16000 16000 15900 3 0 0 0 -1 -1
L 16000 15900 16500 15900 3 0 0 0 -1 -1
]
{
T 16600 16200 5 10 0 0 0 6 1
device=OUTPUT
T 15800 15900 5 10 1 1 0 6 1
value=JA0
T 16700 15900 5 10 0 1 180 6 1
net=JA0:1
}
C 16700 15700 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 16000 5 10 0 0 0 6 1
device=OUTPUT
L 16000 15700 16500 15700 3 0 0 0 -1 -1
L 15900 15800 16000 15700 3 0 0 0 -1 -1
L 16000 15900 15900 15800 3 0 0 0 -1 -1
L 16500 15900 16000 15900 3 0 0 0 -1 -1
L 16500 15900 16500 15700 3 0 0 0 -1 -1
P 16700 15800 16500 15800 1 0 0
{
T 16450 15750 5 6 0 1 0 6 1
pinnumber=1
T 16450 15750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 16600 16000 5 10 0 0 0 6 1
device=OUTPUT
T 15800 15700 5 10 1 1 0 6 1
value=JA1
T 16700 15700 5 10 0 1 180 6 1
net=JA1:1
}
C 16700 15500 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 15800 5 10 0 0 0 6 1
device=OUTPUT
L 16000 15500 16500 15500 3 0 0 0 -1 -1
L 15900 15600 16000 15500 3 0 0 0 -1 -1
L 16000 15700 15900 15600 3 0 0 0 -1 -1
L 16500 15700 16000 15700 3 0 0 0 -1 -1
L 16500 15700 16500 15500 3 0 0 0 -1 -1
P 16700 15600 16500 15600 1 0 0
{
T 16450 15550 5 6 0 1 0 6 1
pinnumber=1
T 16450 15550 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 16600 15800 5 10 0 0 0 6 1
device=OUTPUT
T 15800 15500 5 10 1 1 0 6 1
value=JA2
T 16700 15500 5 10 0 1 180 6 1
net=JA2:1
}
C 16700 15300 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 15600 5 10 0 0 0 6 1
device=OUTPUT
L 16000 15300 16500 15300 3 0 0 0 -1 -1
L 15900 15400 16000 15300 3 0 0 0 -1 -1
L 16000 15500 15900 15400 3 0 0 0 -1 -1
L 16500 15500 16000 15500 3 0 0 0 -1 -1
L 16500 15500 16500 15300 3 0 0 0 -1 -1
P 16700 15400 16500 15400 1 0 0
{
T 16450 15350 5 6 0 1 0 6 1
pinnumber=1
T 16450 15350 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 16600 15600 5 10 0 0 0 6 1
device=OUTPUT
T 15800 15300 5 10 1 1 0 6 1
value=JA3
T 16700 15300 5 10 0 1 180 6 1
net=JA3:1
}
C 16700 15100 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 15400 5 10 0 0 0 6 1
device=OUTPUT
L 16000 15100 16500 15100 3 0 0 0 -1 -1
L 15900 15200 16000 15100 3 0 0 0 -1 -1
L 16000 15300 15900 15200 3 0 0 0 -1 -1
L 16500 15300 16000 15300 3 0 0 0 -1 -1
L 16500 15300 16500 15100 3 0 0 0 -1 -1
P 16700 15200 16500 15200 1 0 0
{
T 16450 15150 5 6 0 1 0 6 1
pinnumber=1
T 16450 15150 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 16600 15400 5 10 0 0 0 6 1
device=OUTPUT
T 15800 15100 5 10 1 1 0 6 1
value=JB0
T 16700 15100 5 10 0 1 180 6 1
net=JB0:1
}
C 16700 14900 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 15200 5 10 0 0 0 6 1
device=OUTPUT
P 16700 15000 16500 15000 1 0 0
{
T 16450 14950 5 6 0 0 0 6 1
pinseq=1
T 16450 14950 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 15100 16500 14900 3 0 0 0 -1 -1
L 16500 15100 16000 15100 3 0 0 0 -1 -1
L 16000 15100 15900 15000 3 0 0 0 -1 -1
L 15900 15000 16000 14900 3 0 0 0 -1 -1
L 16000 14900 16500 14900 3 0 0 0 -1 -1
]
{
T 16600 15200 5 10 0 0 0 6 1
device=OUTPUT
T 15800 14900 5 10 1 1 0 6 1
value=JB1
T 16700 14900 5 10 0 1 180 6 1
net=JB1:1
}
C 16700 14700 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 15000 5 10 0 0 0 6 1
device=OUTPUT
P 16700 14800 16500 14800 1 0 0
{
T 16450 14750 5 6 0 0 0 6 1
pinseq=1
T 16450 14750 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 14900 16500 14700 3 0 0 0 -1 -1
L 16500 14900 16000 14900 3 0 0 0 -1 -1
L 16000 14900 15900 14800 3 0 0 0 -1 -1
L 15900 14800 16000 14700 3 0 0 0 -1 -1
L 16000 14700 16500 14700 3 0 0 0 -1 -1
]
{
T 16600 15000 5 10 0 0 0 6 1
device=OUTPUT
T 15800 14700 5 10 1 1 0 6 1
value=JB2
T 16700 14700 5 10 0 1 180 6 1
net=JB2:1
}
C 16700 14500 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 14800 5 10 0 0 0 6 1
device=OUTPUT
P 16700 14600 16500 14600 1 0 0
{
T 16450 14550 5 6 0 0 0 6 1
pinseq=1
T 16450 14550 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 14700 16500 14500 3 0 0 0 -1 -1
L 16500 14700 16000 14700 3 0 0 0 -1 -1
L 16000 14700 15900 14600 3 0 0 0 -1 -1
L 15900 14600 16000 14500 3 0 0 0 -1 -1
L 16000 14500 16500 14500 3 0 0 0 -1 -1
]
{
T 16600 14800 5 10 0 0 0 6 1
device=OUTPUT
T 15800 14500 5 10 1 1 0 6 1
value=JB3
T 16700 14500 5 10 0 1 180 6 1
net=JB3:1
}
C 16700 14300 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 14600 5 10 0 0 0 6 1
device=OUTPUT
L 16000 14300 16500 14300 3 0 0 0 -1 -1
L 15900 14400 16000 14300 3 0 0 0 -1 -1
L 16000 14500 15900 14400 3 0 0 0 -1 -1
L 16500 14500 16000 14500 3 0 0 0 -1 -1
L 16500 14500 16500 14300 3 0 0 0 -1 -1
P 16700 14400 16500 14400 1 0 0
{
T 16450 14350 5 6 0 1 0 6 1
pinnumber=1
T 16450 14350 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 16600 14600 5 10 0 0 0 6 1
device=OUTPUT
T 15800 14300 5 10 1 1 0 6 1
value=JC0
T 16700 14300 5 10 0 1 180 6 1
net=JC0:1
}
C 16700 14100 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 14400 5 10 0 0 0 6 1
device=OUTPUT
P 16700 14200 16500 14200 1 0 0
{
T 16450 14150 5 6 0 0 0 6 1
pinseq=1
T 16450 14150 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 14300 16500 14100 3 0 0 0 -1 -1
L 16500 14300 16000 14300 3 0 0 0 -1 -1
L 16000 14300 15900 14200 3 0 0 0 -1 -1
L 15900 14200 16000 14100 3 0 0 0 -1 -1
L 16000 14100 16500 14100 3 0 0 0 -1 -1
]
{
T 16600 14400 5 10 0 0 0 6 1
device=OUTPUT
T 15800 14100 5 10 1 1 0 6 1
value=JC1
T 16700 14100 5 10 0 1 180 6 1
net=JC1:1
}
C 16700 13900 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 14200 5 10 0 0 0 6 1
device=OUTPUT
P 16700 14000 16500 14000 1 0 0
{
T 16450 13950 5 6 0 0 0 6 1
pinseq=1
T 16450 13950 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 14100 16500 13900 3 0 0 0 -1 -1
L 16500 14100 16000 14100 3 0 0 0 -1 -1
L 16000 14100 15900 14000 3 0 0 0 -1 -1
L 15900 14000 16000 13900 3 0 0 0 -1 -1
L 16000 13900 16500 13900 3 0 0 0 -1 -1
]
{
T 16600 14200 5 10 0 0 0 6 1
device=OUTPUT
T 15800 13900 5 10 1 1 0 6 1
value=JC2
T 16700 13900 5 10 0 1 180 6 1
net=JC2:1
}
C 16700 13700 1 0 1 EMBEDDEDoutput-1.sym
[
T 16600 14000 5 10 0 0 0 6 1
device=OUTPUT
P 16700 13800 16500 13800 1 0 0
{
T 16450 13750 5 6 0 0 0 6 1
pinseq=1
T 16450 13750 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 13900 16500 13700 3 0 0 0 -1 -1
L 16500 13900 16000 13900 3 0 0 0 -1 -1
L 16000 13900 15900 13800 3 0 0 0 -1 -1
L 15900 13800 16000 13700 3 0 0 0 -1 -1
L 16000 13700 16500 13700 3 0 0 0 -1 -1
]
{
T 16600 14000 5 10 0 0 0 6 1
device=OUTPUT
T 15800 13700 5 10 1 1 0 6 1
value=JC3
T 16700 13700 5 10 0 1 180 6 1
net=JC3:1
}
N 16700 16000 17600 16000 4
N 16700 15800 17600 15800 4
N 16700 15600 17600 15600 4
N 16700 15400 17600 15400 4
N 16700 15200 17600 15200 4
N 16700 15000 17600 15000 4
N 16700 14800 17600 14800 4
N 16700 14600 17600 14600 4
N 16700 14400 17600 14400 4
N 16700 14200 17600 14200 4
N 16700 14000 17600 14000 4
N 16700 13800 17600 13800 4
N 19000 13800 19900 13800 4
N 19000 14000 19900 14000 4
N 19000 14200 19900 14200 4
N 19000 14400 19900 14400 4
N 19000 14600 19900 14600 4
N 19000 14800 19900 14800 4
N 19000 15000 19900 15000 4
N 19000 15200 19900 15200 4
N 19000 15400 19900 15400 4
N 19000 15600 19900 15600 4
N 19000 15800 19900 15800 4
N 19000 16000 19900 16000 4
T 17800 17100 9 10 1 0 0 0 1
32-bit I/O Jack
T 4100 14300 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and level-shifter direction
C 8300 13400 1 0 0 EMBEDDEDoutput-1.sym
[
L 9000 13400 8500 13400 3 0 0 0 -1 -1
L 9100 13500 9000 13400 3 0 0 0 -1 -1
L 9000 13600 9100 13500 3 0 0 0 -1 -1
L 8500 13600 9000 13600 3 0 0 0 -1 -1
L 8500 13600 8500 13400 3 0 0 0 -1 -1
P 8300 13500 8500 13500 1 0 0
{
T 8550 13450 5 6 0 1 0 0 1
pinnumber=1
T 8550 13450 5 6 0 0 0 0 1
pinseq=1
}
T 8400 13700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 13700 5 10 0 0 0 0 1
device=OUTPUT
T 9200 13400 5 10 1 1 0 0 1
value=FPGA_DONE
T 8300 13400 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 8300 13000 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 13100 8500 13100 1 0 0
{
T 8550 13050 5 6 0 1 0 0 1
pinnumber=1
T 8550 13050 5 6 0 0 0 0 1
pinseq=1
}
L 8500 13200 8500 13000 3 0 0 0 -1 -1
L 8500 13200 9000 13200 3 0 0 0 -1 -1
L 9000 13200 9100 13100 3 0 0 0 -1 -1
L 9100 13100 9000 13000 3 0 0 0 -1 -1
L 9000 13000 8500 13000 3 0 0 0 -1 -1
T 8400 13300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 13300 5 10 0 0 0 0 1
device=OUTPUT
T 9200 13000 5 10 1 1 0 0 1
value=FPGA_PROG
T 8300 13000 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 3800 11700 1 0 0 EMBEDDEDpcf8574_ts.sym
[
P 6500 13700 6200 13700 1 0 0
{
T 6500 13700 5 10 0 0 0 6 1
pintype=pas
T 6145 13695 5 10 1 1 0 6 1
pinlabel=P7
T 6295 13745 5 10 1 1 0 0 1
pinnumber=20
T 6500 13700 5 10 0 0 0 6 1
pinseq=20
}
P 6500 13500 6200 13500 1 0 0
{
T 6500 13500 5 10 0 0 0 6 1
pintype=pas
T 6145 13495 5 10 1 1 0 6 1
pinlabel=P6
T 6295 13545 5 10 1 1 0 0 1
pinnumber=19
T 6500 13500 5 10 0 0 0 6 1
pinseq=19
}
P 6500 13300 6200 13300 1 0 0
{
T 6500 13300 5 10 0 0 0 6 1
pintype=pas
T 6145 13295 5 10 1 1 0 6 1
pinlabel=NC
T 6295 13345 5 10 1 1 0 0 1
pinnumber=18
T 6500 13300 5 10 0 0 0 6 1
pinseq=18
}
P 6500 13100 6200 13100 1 0 0
{
T 6500 13100 5 10 0 0 0 6 1
pintype=pas
T 6145 13095 5 10 1 1 0 6 1
pinlabel=P5
T 6295 13145 5 10 1 1 0 0 1
pinnumber=17
T 6500 13100 5 10 0 0 0 6 1
pinseq=17
}
T 4100 13900 5 10 0 1 0 0 1
refdes=U?
T 5200 13900 8 10 0 1 0 0 1
device=PCF8574_TS
T 3400 12800 8 10 0 1 0 0 1
footprint=TSSOP16
P 6500 12900 6200 12900 1 0 0
{
T 6500 12900 5 10 0 0 0 6 1
pintype=pas
T 6145 12895 5 10 1 1 0 6 1
pinlabel=P4
T 6295 12945 5 10 1 1 0 0 1
pinnumber=16
T 6500 12900 5 10 0 0 0 6 1
pinseq=16
}
P 6500 12700 6200 12700 1 0 0
{
T 6500 12700 5 10 0 0 0 6 1
pintype=pas
T 6145 12695 5 10 1 1 0 6 1
pinlabel=VSS
T 6295 12745 5 10 1 1 0 0 1
pinnumber=15
T 6500 12700 5 10 0 0 0 6 1
pinseq=15
}
P 6500 12500 6200 12500 1 0 0
{
T 6500 12500 5 10 0 0 0 6 1
pintype=pas
T 6145 12495 5 10 1 1 0 6 1
pinlabel=P3
T 6295 12545 5 10 1 1 0 0 1
pinnumber=14
T 6500 12500 5 10 0 0 0 6 1
pinseq=14
}
P 6500 12300 6200 12300 1 0 0
{
T 6500 12300 5 10 0 0 0 6 1
pintype=pas
T 6145 12295 5 10 1 1 0 6 1
pinlabel=NC
T 6295 12345 5 10 1 1 0 0 1
pinnumber=13
T 6500 12300 5 10 0 0 0 6 1
pinseq=13
}
P 6500 12100 6200 12100 1 0 0
{
T 6500 12100 5 10 0 0 0 6 1
pintype=pas
T 6145 12095 5 10 1 1 0 6 1
pinlabel=P2
T 6295 12145 5 10 1 1 0 0 1
pinnumber=12
T 6500 12100 5 10 0 0 0 6 1
pinseq=12
}
P 6500 11900 6200 11900 1 0 0
{
T 6500 11900 5 10 0 0 0 6 1
pintype=pas
T 6145 11895 5 10 1 1 0 6 1
pinlabel=P1
T 6295 11945 5 10 1 1 0 0 1
pinnumber=11
T 6500 11900 5 10 0 0 0 6 1
pinseq=11
}
P 3800 11900 4100 11900 1 0 0
{
T 3800 11900 5 10 0 0 0 0 1
pintype=pas
T 4155 11895 5 10 1 1 0 0 1
pinlabel=P0
T 4005 11945 5 10 1 1 0 6 1
pinnumber=10
T 3800 11900 5 10 0 0 0 0 1
pinseq=10
}
P 3800 12100 4100 12100 1 0 0
{
T 3800 12100 5 10 0 0 0 0 1
pintype=pas
T 4155 12095 5 10 1 1 0 0 1
pinlabel=A2
T 4005 12145 5 10 1 1 0 6 1
pinnumber=9
T 3800 12100 5 10 0 0 0 0 1
pinseq=9
}
P 3800 12300 4100 12300 1 0 0
{
T 3800 12300 5 10 0 0 0 0 1
pintype=pas
T 4155 12295 5 10 1 1 0 0 1
pinlabel=NC
T 4005 12345 5 10 1 1 0 6 1
pinnumber=8
T 3800 12300 5 10 0 0 0 0 1
pinseq=8
}
P 3800 12500 4100 12500 1 0 0
{
T 3800 12500 5 10 0 0 0 0 1
pintype=pas
T 4155 12495 5 10 1 1 0 0 1
pinlabel=A1
T 4005 12545 5 10 1 1 0 6 1
pinnumber=7
T 3800 12500 5 10 0 0 0 0 1
pinseq=7
}
P 3800 12700 4100 12700 1 0 0
{
T 3800 12700 5 10 0 0 0 0 1
pintype=pas
T 4155 12695 5 10 1 1 0 0 1
pinlabel=A0
T 4005 12745 5 10 1 1 0 6 1
pinnumber=6
T 3800 12700 5 10 0 0 0 0 1
pinseq=6
}
P 3800 12900 4100 12900 1 0 0
{
T 3800 12900 5 10 0 0 0 0 1
pintype=pas
T 4155 12895 5 10 1 1 0 0 1
pinlabel=VDD
T 4005 12945 5 10 1 1 0 6 1
pinnumber=5
T 3800 12900 5 10 0 0 0 0 1
pinseq=5
}
P 3800 13100 4100 13100 1 0 0
{
T 3800 13100 5 10 0 0 0 0 1
pintype=pas
T 4155 13095 5 10 1 1 0 0 1
pinlabel=SDA
T 4005 13145 5 10 1 1 0 6 1
pinnumber=4
T 3800 13100 5 10 0 0 0 0 1
pinseq=4
}
P 3800 13300 4100 13300 1 0 0
{
T 3800 13300 5 10 0 0 0 0 1
pintype=pas
T 4155 13295 5 10 1 1 0 0 1
pinlabel=NC
T 4005 13345 5 10 1 1 0 6 1
pinnumber=3
T 3800 13300 5 10 0 0 0 0 1
pinseq=3
}
P 3800 13500 4100 13500 1 0 0
{
T 3800 13500 5 10 0 0 0 0 1
pintype=pas
T 4155 13495 5 10 1 1 0 0 1
pinlabel=SCL
T 4005 13545 5 10 1 1 0 6 1
pinnumber=2
T 3800 13500 5 10 0 0 0 0 1
pinseq=2
}
P 3800 13700 4100 13700 1 0 0
{
T 3800 13700 5 10 0 0 0 0 1
pintype=pas
T 4155 13695 5 10 1 1 0 0 1
pinlabel=nINT
T 4005 13745 5 10 1 1 0 6 1
pinnumber=1
T 3800 13700 5 10 0 0 0 0 1
pinseq=1
}
B 4100 11700 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 3400 12800 5 10 0 1 0 0 1
footprint=SSOP20
T 5200 13900 5 10 1 1 0 0 1
device=PCF8574_TS
T 4100 13900 5 10 1 1 0 0 1
refdes=U201
}
N 3400 12100 3400 11800 4
N 3800 12900 2900 12900 4
N 3200 14300 3200 12900 4
N 3800 13500 3600 13500 4
N 3600 13500 3600 14100 4
N 3800 13100 3400 13100 4
N 3400 13100 3400 13700 4
N 6500 12500 7000 12500 4
C 7600 12400 1 0 0 EMBEDDEDgnd-1.sym
[
L 7680 12410 7720 12410 3 0 0 0 -1 -1
L 7655 12450 7745 12450 3 0 0 0 -1 -1
L 7600 12500 7800 12500 3 0 0 0 -1 -1
P 7700 12500 7700 12700 1 0 1
{
T 7758 12561 5 4 0 1 0 0 1
pintype=pwr
T 7758 12561 5 4 0 1 0 0 1
pinlabel=1
T 7758 12561 5 4 0 0 0 0 1
pinseq=1
T 7758 12561 5 4 0 1 0 0 1
pinnumber=1
}
T 7900 12450 8 10 0 0 0 0 1
net=GND:1
]
N 6500 12700 7700 12700 4
N 19300 12300 16800 12300 4
N 19300 12800 19300 12300 4
N 17300 12800 17300 12300 4
N 8300 12300 7000 12300 4
N 7000 12300 7000 12500 4
N 7600 9600 7600 6500 4
C 7600 9400 1 0 1 EMBEDDEDled-3.sym
[
T 6650 10050 5 10 0 0 0 6 1
device=LED
T 7150 9950 8 10 0 1 0 6 1
refdes=D?
T 6650 9950 5 10 0 0 0 6 1
description=Generic LED
T 6650 9850 5 10 0 0 0 6 1
numslots=0
L 7000 9400 7000 9800 3 0 0 0 -1 -1
L 7000 9400 7300 9600 3 0 0 0 -1 -1
L 7300 9600 7000 9800 3 0 0 0 -1 -1
L 7300 9400 7300 9800 3 0 0 0 -1 -1
P 7600 9600 7400 9600 1 0 0
{
T 7400 9550 5 8 0 1 180 6 1
pinnumber=1
T 6800 10050 9 8 0 1 180 6 1
pinlabel=CATHODE
T 6700 10250 5 8 0 0 180 6 1
pintype=pas
T 7000 10350 5 8 0 0 180 6 1
pinseq=1
}
P 6700 9600 6900 9600 1 0 0
{
T 6800 9550 5 8 0 1 180 6 1
pinnumber=2
T 6200 9550 9 8 0 1 180 6 1
pinlabel=ANODE
T 6600 9750 5 8 0 0 180 2 1
pintype=pas
T 6600 9650 5 8 0 0 180 2 1
pinseq=2
}
L 7400 9600 7300 9600 3 0 0 0 -1 -1
L 7000 9600 6900 9600 3 0 0 0 -1 -1
L 7100 9800 7200 9900 3 0 0 0 -1 -1
L 7200 9800 7300 9900 3 0 0 0 -1 -1
L 7300 9900 7275 9850 3 0 0 0 -1 -1
L 7300 9900 7250 9875 3 0 0 0 -1 -1
L 7200 9900 7175 9850 3 0 0 0 -1 -1
L 7200 9900 7150 9875 3 0 0 0 -1 -1
]
{
T 6650 10050 5 10 0 0 0 6 1
device=LED
T 7150 9850 5 10 1 1 0 6 1
refdes=LED201
T 7600 9400 5 10 0 0 0 0 1
footprint=805_pol
}
N 5600 9600 6700 9600 4
C 7500 6200 1 0 0 EMBEDDEDgnd-1.sym
[
T 7800 6250 8 10 0 0 0 0 1
net=GND:1
P 7600 6300 7600 6500 1 0 1
{
T 7658 6361 5 4 0 1 0 0 1
pinnumber=1
T 7658 6361 5 4 0 0 0 0 1
pinseq=1
T 7658 6361 5 4 0 1 0 0 1
pinlabel=1
T 7658 6361 5 4 0 1 0 0 1
pintype=pwr
}
L 7500 6300 7700 6300 3 0 0 0 -1 -1
L 7555 6250 7645 6250 3 0 0 0 -1 -1
L 7580 6210 7620 6210 3 0 0 0 -1 -1
]
C 7600 8700 1 0 1 EMBEDDEDled-3.sym
[
T 6650 9150 5 10 0 0 0 6 1
numslots=0
T 6650 9250 5 10 0 0 0 6 1
description=Generic LED
T 7150 9250 8 10 0 1 0 6 1
refdes=D?
T 6650 9350 5 10 0 0 0 6 1
device=LED
L 7200 9200 7150 9175 3 0 0 0 -1 -1
L 7200 9200 7175 9150 3 0 0 0 -1 -1
L 7300 9200 7250 9175 3 0 0 0 -1 -1
L 7300 9200 7275 9150 3 0 0 0 -1 -1
L 7200 9100 7300 9200 3 0 0 0 -1 -1
L 7100 9100 7200 9200 3 0 0 0 -1 -1
L 7000 8900 6900 8900 3 0 0 0 -1 -1
L 7400 8900 7300 8900 3 0 0 0 -1 -1
P 6700 8900 6900 8900 1 0 0
{
T 6800 8850 5 8 0 1 180 6 1
pinnumber=2
T 6200 8850 9 8 0 1 180 6 1
pinlabel=ANODE
T 6600 9050 5 8 0 0 180 2 1
pintype=pas
T 6600 8950 5 8 0 0 180 2 1
pinseq=2
}
P 7600 8900 7400 8900 1 0 0
{
T 7400 8850 5 8 0 1 180 6 1
pinnumber=1
T 6800 9350 9 8 0 1 180 6 1
pinlabel=CATHODE
T 6700 9550 5 8 0 0 180 6 1
pintype=pas
T 7000 9650 5 8 0 0 180 6 1
pinseq=1
}
L 7300 8700 7300 9100 3 0 0 0 -1 -1
L 7300 8900 7000 9100 3 0 0 0 -1 -1
L 7000 8700 7300 8900 3 0 0 0 -1 -1
L 7000 8700 7000 9100 3 0 0 0 -1 -1
]
{
T 6650 9350 5 10 0 0 0 6 1
device=LED
T 7150 9150 5 10 1 1 0 6 1
refdes=LED202
T 7600 8700 5 10 0 0 0 0 1
footprint=805_pol
}
N 5700 8900 6700 8900 4
C 4000 9500 1 0 1 EMBEDDEDoutput-1.sym
[
T 3900 9800 5 10 0 0 0 6 1
device=OUTPUT
P 4000 9600 3800 9600 1 0 0
{
T 3750 9550 5 6 0 1 0 6 1
pinnumber=1
T 3750 9550 5 6 0 0 0 6 1
pinseq=1
}
L 3800 9700 3800 9500 3 0 0 0 -1 -1
L 3800 9700 3300 9700 3 0 0 0 -1 -1
L 3300 9700 3200 9600 3 0 0 0 -1 -1
L 3200 9600 3300 9500 3 0 0 0 -1 -1
L 3300 9500 3800 9500 3 0 0 0 -1 -1
]
{
T 3900 9800 5 10 0 0 0 6 1
device=OUTPUT
T 3100 9500 5 10 1 1 0 6 1
value=LED0
T 4000 9500 5 10 0 1 180 6 1
net=LED0:1
}
C 4000 8800 1 0 1 EMBEDDEDoutput-1.sym
[
T 3900 9100 5 10 0 0 0 6 1
device=OUTPUT
P 4000 8900 3800 8900 1 0 0
{
T 3750 8850 5 6 0 1 0 6 1
pinnumber=1
T 3750 8850 5 6 0 0 0 6 1
pinseq=1
}
L 3800 9000 3800 8800 3 0 0 0 -1 -1
L 3800 9000 3300 9000 3 0 0 0 -1 -1
L 3300 9000 3200 8900 3 0 0 0 -1 -1
L 3200 8900 3300 8800 3 0 0 0 -1 -1
L 3300 8800 3800 8800 3 0 0 0 -1 -1
]
{
T 3900 9100 5 10 0 0 0 6 1
device=OUTPUT
T 3100 8800 5 10 1 1 0 6 1
value=LED1
T 4000 8800 5 10 0 1 180 6 1
net=LED1:1
}
C 8300 12200 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 12300 8500 12300 1 0 0
{
T 8550 12250 5 6 0 1 0 0 1
pinnumber=1
T 8550 12250 5 6 0 0 0 0 1
pinseq=1
}
L 8500 12400 8500 12200 3 0 0 0 -1 -1
L 8500 12400 9000 12400 3 0 0 0 -1 -1
L 9000 12400 9100 12300 3 0 0 0 -1 -1
L 9100 12300 9000 12200 3 0 0 0 -1 -1
L 9000 12200 8500 12200 3 0 0 0 -1 -1
T 8400 12500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 12500 5 10 0 0 0 0 1
device=OUTPUT
T 9200 12200 5 10 1 1 0 0 1
value=FPGA_AUX3
T 8300 12200 5 10 0 1 180 0 1
net=FPGA_AUX3:1
}
C 8300 12000 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 12100 8500 12100 1 0 0
{
T 8550 12050 5 6 0 1 0 0 1
pinnumber=1
T 8550 12050 5 6 0 0 0 0 1
pinseq=1
}
L 8500 12200 8500 12000 3 0 0 0 -1 -1
L 8500 12200 9000 12200 3 0 0 0 -1 -1
L 9000 12200 9100 12100 3 0 0 0 -1 -1
L 9100 12100 9000 12000 3 0 0 0 -1 -1
L 9000 12000 8500 12000 3 0 0 0 -1 -1
T 8400 12300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 12300 5 10 0 0 0 0 1
device=OUTPUT
T 9200 12000 5 10 1 1 0 0 1
value=FPGA_AUX2
T 8300 12000 5 10 0 1 180 0 1
net=FPGA_AUX2:1
}
C 8300 11800 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 11900 8500 11900 1 0 0
{
T 8550 11850 5 6 0 1 0 0 1
pinnumber=1
T 8550 11850 5 6 0 0 0 0 1
pinseq=1
}
L 8500 12000 8500 11800 3 0 0 0 -1 -1
L 8500 12000 9000 12000 3 0 0 0 -1 -1
L 9000 12000 9100 11900 3 0 0 0 -1 -1
L 9100 11900 9000 11800 3 0 0 0 -1 -1
L 9000 11800 8500 11800 3 0 0 0 -1 -1
T 8400 12100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 12100 5 10 0 0 0 0 1
device=OUTPUT
T 9200 11800 5 10 1 1 0 0 1
value=FPGA_AUX1
T 8300 11800 5 10 0 1 180 0 1
net=FPGA_AUX1:1
}
C 8300 11600 1 0 0 EMBEDDEDoutput-1.sym
[
P 8300 11700 8500 11700 1 0 0
{
T 8550 11650 5 6 0 1 0 0 1
pinnumber=1
T 8550 11650 5 6 0 0 0 0 1
pinseq=1
}
L 8500 11800 8500 11600 3 0 0 0 -1 -1
L 8500 11800 9000 11800 3 0 0 0 -1 -1
L 9000 11800 9100 11700 3 0 0 0 -1 -1
L 9100 11700 9000 11600 3 0 0 0 -1 -1
L 9000 11600 8500 11600 3 0 0 0 -1 -1
T 8400 11900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 8400 11900 5 10 0 0 0 0 1
device=OUTPUT
T 9200 11600 5 10 1 1 0 0 1
value=FPGA_AUX0
T 8300 11600 5 10 0 1 180 0 1
net=FPGA_AUX0:1
}
N 6500 12100 8300 12100 4
N 6500 11900 8300 11900 4
N 3800 11900 3800 11500 4
N 3800 11500 7000 11500 4
N 7000 11500 7000 11700 4
N 7000 11700 8300 11700 4
C 19900 12900 1 0 0 EMBEDDEDoutput-1.sym
[
L 20600 12900 20100 12900 3 0 0 0 -1 -1
L 20700 13000 20600 12900 3 0 0 0 -1 -1
L 20600 13100 20700 13000 3 0 0 0 -1 -1
L 20100 13100 20600 13100 3 0 0 0 -1 -1
L 20100 13100 20100 12900 3 0 0 0 -1 -1
P 19900 13000 20100 13000 1 0 0
{
T 20150 12950 5 6 0 0 0 0 1
pinseq=1
T 20150 12950 5 6 0 1 0 0 1
pinnumber=1
}
T 20000 13200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20000 13200 5 10 0 0 0 0 1
device=OUTPUT
T 19900 12900 5 10 0 1 180 0 1
net=JD7:1
T 20800 12900 5 10 1 1 0 0 1
value=JD7
}
C 19900 13500 1 0 0 EMBEDDEDoutput-1.sym
[
L 20600 13500 20100 13500 3 0 0 0 -1 -1
L 20700 13600 20600 13500 3 0 0 0 -1 -1
L 20600 13700 20700 13600 3 0 0 0 -1 -1
L 20100 13700 20600 13700 3 0 0 0 -1 -1
L 20100 13700 20100 13500 3 0 0 0 -1 -1
P 19900 13600 20100 13600 1 0 0
{
T 20150 13550 5 6 0 1 0 0 1
pinnumber=1
T 20150 13550 5 6 0 0 0 0 1
pinseq=1
}
T 20000 13800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20000 13800 5 10 0 0 0 0 1
device=OUTPUT
T 19900 13500 5 10 0 1 180 0 1
net=JD4:1
T 20800 13500 5 10 1 1 0 0 1
value=JD4
}
C 16700 13300 1 0 1 EMBEDDEDoutput-1.sym
[
L 16000 13300 16500 13300 3 0 0 0 -1 -1
L 15900 13400 16000 13300 3 0 0 0 -1 -1
L 16000 13500 15900 13400 3 0 0 0 -1 -1
L 16500 13500 16000 13500 3 0 0 0 -1 -1
L 16500 13500 16500 13300 3 0 0 0 -1 -1
P 16700 13400 16500 13400 1 0 0
{
T 16450 13350 5 6 0 1 0 6 1
pinnumber=1
T 16450 13350 5 6 0 0 0 6 1
pinseq=1
}
T 16600 13600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 16600 13600 5 10 0 0 0 6 1
device=OUTPUT
T 16700 13300 5 10 0 1 180 6 1
net=JD1:1
T 15800 13300 5 10 1 1 0 6 1
value=JD1
}
C 19900 13300 1 0 0 EMBEDDEDoutput-1.sym
[
L 20600 13300 20100 13300 3 0 0 0 -1 -1
L 20700 13400 20600 13300 3 0 0 0 -1 -1
L 20600 13500 20700 13400 3 0 0 0 -1 -1
L 20100 13500 20600 13500 3 0 0 0 -1 -1
L 20100 13500 20100 13300 3 0 0 0 -1 -1
P 19900 13400 20100 13400 1 0 0
{
T 20150 13350 5 6 0 1 0 0 1
pinnumber=1
T 20150 13350 5 6 0 0 0 0 1
pinseq=1
}
T 20000 13600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20000 13600 5 10 0 0 0 0 1
device=OUTPUT
T 19900 13300 5 10 0 1 180 0 1
net=JD5:1
T 20800 13300 5 10 1 1 0 0 1
value=JD5
}
C 16700 13100 1 0 1 EMBEDDEDoutput-1.sym
[
P 16700 13200 16500 13200 1 0 0
{
T 16450 13150 5 6 0 0 0 6 1
pinseq=1
T 16450 13150 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 13300 16500 13100 3 0 0 0 -1 -1
L 16500 13300 16000 13300 3 0 0 0 -1 -1
L 16000 13300 15900 13200 3 0 0 0 -1 -1
L 15900 13200 16000 13100 3 0 0 0 -1 -1
L 16000 13100 16500 13100 3 0 0 0 -1 -1
T 16600 13400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 16600 13400 5 10 0 0 0 6 1
device=OUTPUT
T 16700 13100 5 10 0 1 180 6 1
net=JD2:1
T 15800 13100 5 10 1 1 0 6 1
value=JD2
}
C 16700 12900 1 0 1 EMBEDDEDoutput-1.sym
[
P 16700 13000 16500 13000 1 0 0
{
T 16450 12950 5 6 0 0 0 6 1
pinseq=1
T 16450 12950 5 6 0 1 0 6 1
pinnumber=1
}
L 16500 13100 16500 12900 3 0 0 0 -1 -1
L 16500 13100 16000 13100 3 0 0 0 -1 -1
L 16000 13100 15900 13000 3 0 0 0 -1 -1
L 15900 13000 16000 12900 3 0 0 0 -1 -1
L 16000 12900 16500 12900 3 0 0 0 -1 -1
T 16600 13200 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 16600 13200 5 10 0 0 0 6 1
device=OUTPUT
T 16700 12900 5 10 0 1 180 6 1
net=JD3:1
T 15800 12900 5 10 1 1 0 6 1
value=JD3
}
C 19900 13100 1 0 0 EMBEDDEDoutput-1.sym
[
L 20600 13100 20100 13100 3 0 0 0 -1 -1
L 20700 13200 20600 13100 3 0 0 0 -1 -1
L 20600 13300 20700 13200 3 0 0 0 -1 -1
L 20100 13300 20600 13300 3 0 0 0 -1 -1
L 20100 13300 20100 13100 3 0 0 0 -1 -1
P 19900 13200 20100 13200 1 0 0
{
T 20150 13150 5 6 0 1 0 0 1
pinnumber=1
T 20150 13150 5 6 0 0 0 0 1
pinseq=1
}
T 20000 13400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 20000 13400 5 10 0 0 0 0 1
device=OUTPUT
T 19900 13100 5 10 0 1 180 0 1
net=JD6:1
T 20800 13100 5 10 1 1 0 0 1
value=JD6
}
C 16700 13500 1 0 1 EMBEDDEDoutput-1.sym
[
L 16000 13500 16500 13500 3 0 0 0 -1 -1
L 15900 13600 16000 13500 3 0 0 0 -1 -1
L 16000 13700 15900 13600 3 0 0 0 -1 -1
L 16500 13700 16000 13700 3 0 0 0 -1 -1
L 16500 13700 16500 13500 3 0 0 0 -1 -1
P 16700 13600 16500 13600 1 0 0
{
T 16450 13550 5 6 0 0 0 6 1
pinseq=1
T 16450 13550 5 6 0 1 0 6 1
pinnumber=1
}
T 16600 13800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 16600 13800 5 10 0 0 0 6 1
device=OUTPUT
T 16700 13500 5 10 0 1 180 6 1
net=JD0:1
T 15800 13500 5 10 1 1 0 6 1
value=JD0
}
N 16700 13600 17600 13600 4
N 16700 13400 17600 13400 4
N 16700 13200 17600 13200 4
N 16700 13000 17600 13000 4
N 19000 13600 19900 13600 4
N 19000 13400 19900 13400 4
N 19000 13200 19900 13200 4
N 19000 13000 19900 13000 4
N 17600 16400 17200 16400 4
N 19000 16400 19400 16400 4
N 17600 16200 16900 16200 4
N 16900 16200 16900 17000 4
N 19000 16200 19700 16200 4
N 19700 16200 19700 16800 4
N 19700 16800 16900 16800 4
C 3100 12000 1 0 1 EMBEDDEDoutput-1.sym
[
T 3000 12300 5 10 0 0 0 6 1
device=OUTPUT
L 2400 12000 2900 12000 3 0 0 0 -1 -1
L 2300 12100 2400 12000 3 0 0 0 -1 -1
L 2400 12200 2300 12100 3 0 0 0 -1 -1
L 2900 12200 2400 12200 3 0 0 0 -1 -1
L 2900 12200 2900 12000 3 0 0 0 -1 -1
P 3100 12100 2900 12100 1 0 0
{
T 2850 12050 5 6 0 1 0 6 1
pinnumber=1
T 2850 12050 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 3000 12300 5 10 0 0 0 6 1
device=OUTPUT
T 2200 12000 5 10 1 1 0 6 1
value=I2C_A1
T 3100 12000 5 10 0 1 180 6 1
net=I2C_A1:1
}
C 3100 12200 1 0 1 EMBEDDEDoutput-1.sym
[
T 3000 12500 5 10 0 0 0 6 1
device=OUTPUT
L 2400 12200 2900 12200 3 0 0 0 -1 -1
L 2300 12300 2400 12200 3 0 0 0 -1 -1
L 2400 12400 2300 12300 3 0 0 0 -1 -1
L 2900 12400 2400 12400 3 0 0 0 -1 -1
L 2900 12400 2900 12200 3 0 0 0 -1 -1
P 3100 12300 2900 12300 1 0 0
{
T 2850 12250 5 6 0 0 0 6 1
pinseq=1
T 2850 12250 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 3000 12500 5 10 0 0 0 6 1
device=OUTPUT
T 3100 12200 5 10 0 1 180 6 1
net=I2C_A0:1
T 2200 12200 5 10 1 1 0 6 1
value=I2C_A0
}
N 3100 12300 3100 12700 4
N 3100 12100 3300 12100 4
N 3300 12100 3300 12500 4
C 16600 12400 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16900 12400 8 8 0 0 0 0 1
net=+5V:1
T 16675 12650 9 8 1 0 0 0 1
+5V
L 16650 12600 16950 12600 3 0 0 0 -1 -1
P 16800 12400 16800 12600 1 0 0
{
T 16850 12450 5 6 0 1 0 0 1
pintype=pwr
T 16850 12450 5 6 0 1 0 0 1
pinlabel=1
T 16850 12450 5 6 0 0 0 0 1
pinseq=1
T 16850 12450 5 6 0 1 0 0 1
pinnumber=1
}
]
C 17100 11300 1 0 0 EMBEDDEDgnd-1.sym
[
T 17400 11350 8 10 0 0 0 0 1
net=GND:1
P 17200 11400 17200 11600 1 0 1
{
T 17258 11461 5 4 0 1 0 0 1
pinnumber=1
T 17258 11461 5 4 0 0 0 0 1
pinseq=1
T 17258 11461 5 4 0 1 0 0 1
pinlabel=1
T 17258 11461 5 4 0 1 0 0 1
pintype=pwr
}
L 17100 11400 17300 11400 3 0 0 0 -1 -1
L 17155 11350 17245 11350 3 0 0 0 -1 -1
L 17180 11310 17220 11310 3 0 0 0 -1 -1
]
C 16700 17000 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 16775 17250 9 8 1 0 0 0 1
+3.3V
T 17000 17000 8 8 0 0 0 0 1
net=+3.3V:1
P 16900 17000 16900 17200 1 0 0
{
T 16950 17050 5 6 0 1 0 0 1
pinnumber=1
T 16950 17050 5 6 0 0 0 0 1
pinseq=1
T 16950 17050 5 6 0 1 0 0 1
pinlabel=1
T 16950 17050 5 6 0 1 0 0 1
pintype=pwr
}
L 16750 17200 17050 17200 3 0 0 0 -1 -1
]
C 17600 12500 1 0 0 EMBEDDEDhirose_fx2_40.sym
[
P 17600 12600 17900 12600 1 0 0
{
T 17805 12645 5 8 1 1 0 6 1
pinnumber=40
T 17800 12550 5 8 0 0 180 0 1
pinseq=40
T 17955 12595 5 8 0 1 0 0 1
pinlabel=B20
T 17800 12550 5 8 0 1 180 0 1
pintype=pas
}
P 17900 12800 17600 12800 1 0 1
{
T 17805 12845 5 8 1 1 0 6 1
pinnumber=39
T 17750 12750 5 8 0 0 180 0 1
pinseq=39
T 17955 12795 5 8 0 1 0 0 1
pinlabel=B19
T 17750 12750 5 8 0 1 180 0 1
pintype=pas
}
P 17600 13000 17900 13000 1 0 0
{
T 17805 13045 5 8 1 1 0 6 1
pinnumber=38
T 17800 12950 5 8 0 0 180 0 1
pinseq=38
T 17955 12995 5 8 0 1 0 0 1
pinlabel=B18
T 17800 12950 5 8 0 1 180 0 1
pintype=pas
}
P 17900 13200 17600 13200 1 0 1
{
T 17805 13245 5 8 1 1 0 6 1
pinnumber=37
T 17750 13150 5 8 0 0 180 0 1
pinseq=37
T 17955 13195 5 8 0 1 0 0 1
pinlabel=B17
T 17750 13150 5 8 0 1 180 0 1
pintype=pas
}
P 17600 13400 17900 13400 1 0 0
{
T 17805 13445 5 8 1 1 0 6 1
pinnumber=36
T 17800 13350 5 8 0 0 180 0 1
pinseq=36
T 17955 13395 5 8 0 1 0 0 1
pinlabel=B16
T 17800 13350 5 8 0 1 180 0 1
pintype=pas
}
P 17900 13600 17600 13600 1 0 1
{
T 17805 13645 5 8 1 1 0 6 1
pinnumber=35
T 17750 13550 5 8 0 0 180 0 1
pinseq=35
T 17955 13595 5 8 0 1 0 0 1
pinlabel=B15
T 17750 13550 5 8 0 1 180 0 1
pintype=pas
}
P 17600 13800 17900 13800 1 0 0
{
T 17805 13845 5 8 1 1 0 6 1
pinnumber=34
T 17800 13750 5 8 0 0 180 0 1
pinseq=34
T 17955 13795 5 8 0 1 0 0 1
pinlabel=B14
T 17800 13750 5 8 0 1 180 0 1
pintype=pas
}
P 17900 14000 17600 14000 1 0 1
{
T 17805 14045 5 8 1 1 0 6 1
pinnumber=33
T 17750 13950 5 8 0 0 180 0 1
pinseq=33
T 17955 13995 5 8 0 1 0 0 1
pinlabel=B13
T 17750 13950 5 8 0 1 180 0 1
pintype=pas
}
P 17600 14200 17900 14200 1 0 0
{
T 17805 14245 5 8 1 1 0 6 1
pinnumber=32
T 17800 14150 5 8 0 0 180 0 1
pinseq=32
T 17955 14195 5 8 0 1 0 0 1
pinlabel=B12
T 17800 14150 5 8 0 1 180 0 1
pintype=pas
}
P 17900 14400 17600 14400 1 0 1
{
T 17805 14445 5 8 1 1 0 6 1
pinnumber=31
T 17750 14350 5 8 0 0 180 0 1
pinseq=31
T 17955 14395 5 8 0 1 0 0 1
pinlabel=B11
T 17750 14350 5 8 0 1 180 0 1
pintype=pas
}
P 17600 14600 17900 14600 1 0 0
{
T 17805 14645 5 8 1 1 0 6 1
pinnumber=30
T 17800 14550 5 8 0 0 180 0 1
pinseq=30
T 17955 14595 5 8 0 1 0 0 1
pinlabel=B10
T 17800 14550 5 8 0 1 180 0 1
pintype=pas
}
P 17900 14800 17600 14800 1 0 1
{
T 17805 14845 5 8 1 1 0 6 1
pinnumber=29
T 17750 14750 5 8 0 0 180 0 1
pinseq=29
T 17955 14795 5 8 0 1 0 0 1
pinlabel=B9
T 17750 14750 5 8 0 1 180 0 1
pintype=pas
}
P 17600 15000 17900 15000 1 0 0
{
T 17805 15045 5 8 1 1 0 6 1
pinnumber=28
T 17800 14950 5 8 0 0 180 0 1
pinseq=28
T 17955 14995 5 8 0 1 0 0 1
pinlabel=B8
T 17800 14950 5 8 0 1 180 0 1
pintype=pas
}
P 17900 15200 17600 15200 1 0 1
{
T 17805 15245 5 8 1 1 0 6 1
pinnumber=27
T 17750 15150 5 8 0 0 180 0 1
pinseq=27
T 17955 15195 5 8 0 1 0 0 1
pinlabel=B7
T 17750 15150 5 8 0 1 180 0 1
pintype=pas
}
P 17600 15400 17900 15400 1 0 0
{
T 17805 15445 5 8 1 1 0 6 1
pinnumber=26
T 17800 15350 5 8 0 0 180 0 1
pinseq=26
T 17955 15395 5 8 0 1 0 0 1
pinlabel=B6
T 17800 15350 5 8 0 1 180 0 1
pintype=pas
}
P 17900 15600 17600 15600 1 0 1
{
T 17805 15645 5 8 1 1 0 6 1
pinnumber=25
T 17750 15550 5 8 0 0 180 0 1
pinseq=25
T 17955 15595 5 8 0 1 0 0 1
pinlabel=B5
T 17750 15550 5 8 0 1 180 0 1
pintype=pas
}
P 17600 15800 17900 15800 1 0 0
{
T 17805 15845 5 8 1 1 0 6 1
pinnumber=24
T 17800 15750 5 8 0 0 180 0 1
pinseq=24
T 17955 15795 5 8 0 1 0 0 1
pinlabel=B4
T 17800 15750 5 8 0 1 180 0 1
pintype=pas
}
P 17900 16000 17600 16000 1 0 1
{
T 17805 16045 5 8 1 1 0 6 1
pinnumber=23
T 17750 15950 5 8 0 0 180 0 1
pinseq=23
T 17955 15995 5 8 0 1 0 0 1
pinlabel=B3
T 17750 15950 5 8 0 1 180 0 1
pintype=pas
}
P 17600 16200 17900 16200 1 0 0
{
T 17805 16245 5 8 1 1 0 6 1
pinnumber=22
T 17800 16150 5 8 0 0 180 0 1
pinseq=22
T 17955 16195 5 8 0 1 0 0 1
pinlabel=B2
T 17800 16150 5 8 0 1 180 0 1
pintype=pas
}
P 17900 16400 17600 16400 1 0 1
{
T 17805 16445 5 8 1 1 0 6 1
pinnumber=21
T 17750 16350 5 8 0 0 180 0 1
pinseq=21
T 17955 16395 5 8 0 1 0 0 1
pinlabel=B1
T 17750 16350 5 8 0 1 180 0 1
pintype=pas
}
T 18200 16700 8 10 0 1 180 6 1
refdes=J?
B 17900 12500 800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 19000 12600 18700 12600 1 0 0
{
T 18795 12645 5 8 1 1 0 0 1
pinnumber=20
T 18800 12550 5 8 0 0 180 6 1
pinseq=20
T 18645 12595 5 8 0 1 0 6 1
pinlabel=A20
T 18800 12550 5 8 0 1 180 6 1
pintype=pas
}
P 18700 12800 19000 12800 1 0 1
{
T 18795 12845 5 8 1 1 0 0 1
pinnumber=19
T 18850 12750 5 8 0 0 180 6 1
pinseq=19
T 18645 12795 5 8 0 1 0 6 1
pinlabel=A19
T 18850 12750 5 8 0 1 180 6 1
pintype=pas
}
P 19000 13000 18700 13000 1 0 0
{
T 18795 13045 5 8 1 1 0 0 1
pinnumber=18
T 18800 12950 5 8 0 0 180 6 1
pinseq=18
T 18645 12995 5 8 0 1 0 6 1
pinlabel=A18
T 18800 12950 5 8 0 1 180 6 1
pintype=pas
}
P 18700 13200 19000 13200 1 0 1
{
T 18795 13245 5 8 1 1 0 0 1
pinnumber=17
T 18850 13150 5 8 0 0 180 6 1
pinseq=17
T 18645 13195 5 8 0 1 0 6 1
pinlabel=A17
T 18850 13150 5 8 0 1 180 6 1
pintype=pas
}
P 19000 13400 18700 13400 1 0 0
{
T 18795 13445 5 8 1 1 0 0 1
pinnumber=16
T 18800 13350 5 8 0 0 180 6 1
pinseq=16
T 18645 13395 5 8 0 1 0 6 1
pinlabel=A16
T 18800 13350 5 8 0 1 180 6 1
pintype=pas
}
P 18700 13600 19000 13600 1 0 1
{
T 18795 13645 5 8 1 1 0 0 1
pinnumber=15
T 18850 13550 5 8 0 0 180 6 1
pinseq=15
T 18645 13595 5 8 0 1 0 6 1
pinlabel=A15
T 18850 13550 5 8 0 1 180 6 1
pintype=pas
}
P 19000 13800 18700 13800 1 0 0
{
T 18795 13845 5 8 1 1 0 0 1
pinnumber=14
T 18800 13750 5 8 0 0 180 6 1
pinseq=14
T 18645 13795 5 8 0 1 0 6 1
pinlabel=A14
T 18800 13750 5 8 0 1 180 6 1
pintype=pas
}
P 18700 14000 19000 14000 1 0 1
{
T 18795 14045 5 8 1 1 0 0 1
pinnumber=13
T 18850 13950 5 8 0 0 180 6 1
pinseq=13
T 18645 13995 5 8 0 1 0 6 1
pinlabel=A13
T 18850 13950 5 8 0 1 180 6 1
pintype=pas
}
P 19000 14200 18700 14200 1 0 0
{
T 18795 14245 5 8 1 1 0 0 1
pinnumber=12
T 18800 14150 5 8 0 0 180 6 1
pinseq=12
T 18645 14195 5 8 0 1 0 6 1
pinlabel=A12
T 18800 14150 5 8 0 1 180 6 1
pintype=pas
}
P 18700 14400 19000 14400 1 0 1
{
T 18795 14445 5 8 1 1 0 0 1
pinnumber=11
T 18850 14350 5 8 0 0 180 6 1
pinseq=11
T 18645 14395 5 8 0 1 0 6 1
pinlabel=A11
T 18850 14350 5 8 0 1 180 6 1
pintype=pas
}
P 19000 14600 18700 14600 1 0 0
{
T 18795 14645 5 8 1 1 0 0 1
pinnumber=10
T 18800 14550 5 8 0 0 180 6 1
pinseq=10
T 18645 14595 5 8 0 1 0 6 1
pinlabel=A10
T 18800 14550 5 8 0 1 180 6 1
pintype=pas
}
P 18700 14800 19000 14800 1 0 1
{
T 18795 14845 5 8 1 1 0 0 1
pinnumber=9
T 18850 14750 5 8 0 0 180 6 1
pinseq=9
T 18645 14795 5 8 0 1 0 6 1
pinlabel=A9
T 18850 14750 5 8 0 1 180 6 1
pintype=pas
}
P 19000 15000 18700 15000 1 0 0
{
T 18795 15045 5 8 1 1 0 0 1
pinnumber=8
T 18800 14950 5 8 0 0 180 6 1
pinseq=8
T 18645 14995 5 8 0 1 0 6 1
pinlabel=A8
T 18800 14950 5 8 0 1 180 6 1
pintype=pas
}
P 18700 15200 19000 15200 1 0 1
{
T 18795 15245 5 8 1 1 0 0 1
pinnumber=7
T 18850 15150 5 8 0 0 180 6 1
pinseq=7
T 18645 15195 5 8 0 1 0 6 1
pinlabel=A7
T 18850 15150 5 8 0 1 180 6 1
pintype=pas
}
P 19000 15400 18700 15400 1 0 0
{
T 18795 15445 5 8 1 1 0 0 1
pinnumber=6
T 18800 15350 5 8 0 0 180 6 1
pinseq=6
T 18645 15395 5 8 0 1 0 6 1
pinlabel=A6
T 18800 15350 5 8 0 1 180 6 1
pintype=pas
}
P 18700 15600 19000 15600 1 0 1
{
T 18795 15645 5 8 1 1 0 0 1
pinnumber=5
T 18850 15550 5 8 0 0 180 6 1
pinseq=5
T 18645 15595 5 8 0 1 0 6 1
pinlabel=A5
T 18850 15550 5 8 0 1 180 6 1
pintype=pas
}
P 19000 15800 18700 15800 1 0 0
{
T 18795 15845 5 8 1 1 0 0 1
pinnumber=4
T 18800 15750 5 8 0 0 180 6 1
pinseq=4
T 18645 15795 5 8 0 1 0 6 1
pinlabel=A4
T 18800 15750 5 8 0 1 180 6 1
pintype=pas
}
P 18700 16000 19000 16000 1 0 1
{
T 18795 16045 5 8 1 1 0 0 1
pinnumber=3
T 18850 15950 5 8 0 0 180 6 1
pinseq=3
T 18645 15995 5 8 0 1 0 6 1
pinlabel=A3
T 18850 15950 5 8 0 1 180 6 1
pintype=pas
}
P 19000 16200 18700 16200 1 0 0
{
T 18795 16245 5 8 1 1 0 0 1
pinnumber=2
T 18800 16150 5 8 0 0 180 6 1
pinseq=2
T 18645 16195 5 8 0 1 0 6 1
pinlabel=A2
T 18800 16150 5 8 0 1 180 6 1
pintype=pas
}
P 18700 16400 19000 16400 1 0 1
{
T 18795 16445 5 8 1 1 0 0 1
pinnumber=1
T 18850 16350 5 8 0 0 180 6 1
pinseq=1
T 18645 16395 5 8 0 1 0 6 1
pinlabel=A1
T 18850 16350 5 8 0 1 180 6 1
pintype=pas
}
T 16700 12700 8 10 0 0 0 0 1
pins=34
T 16700 12500 8 10 0 0 0 0 1
class=IO
T 16700 12300 8 10 0 0 0 0 1
device=HEADER46
]
{
T 16700 12300 5 10 0 0 0 0 1
device=HEADER46
T 18200 16700 5 10 1 1 180 6 1
refdes=J201
T 17600 12500 5 10 0 0 0 0 1
footprint=hirose_fx2_40
}
C 7600 8000 1 0 1 EMBEDDEDled-3.sym
[
L 7000 8000 7000 8400 3 0 0 0 -1 -1
L 7000 8000 7300 8200 3 0 0 0 -1 -1
L 7300 8200 7000 8400 3 0 0 0 -1 -1
L 7300 8000 7300 8400 3 0 0 0 -1 -1
P 7600 8200 7400 8200 1 0 0
{
T 7000 8950 5 8 0 0 180 6 1
pinseq=1
T 6700 8850 5 8 0 0 180 6 1
pintype=pas
T 6800 8650 9 8 0 1 180 6 1
pinlabel=CATHODE
T 7400 8150 5 8 0 1 180 6 1
pinnumber=1
}
P 6700 8200 6900 8200 1 0 0
{
T 6600 8250 5 8 0 0 180 2 1
pinseq=2
T 6600 8350 5 8 0 0 180 2 1
pintype=pas
T 6200 8150 9 8 0 1 180 6 1
pinlabel=ANODE
T 6800 8150 5 8 0 1 180 6 1
pinnumber=2
}
L 7400 8200 7300 8200 3 0 0 0 -1 -1
L 7000 8200 6900 8200 3 0 0 0 -1 -1
L 7100 8400 7200 8500 3 0 0 0 -1 -1
L 7200 8400 7300 8500 3 0 0 0 -1 -1
L 7300 8500 7275 8450 3 0 0 0 -1 -1
L 7300 8500 7250 8475 3 0 0 0 -1 -1
L 7200 8500 7175 8450 3 0 0 0 -1 -1
L 7200 8500 7150 8475 3 0 0 0 -1 -1
T 6650 8650 5 10 0 0 0 6 1
device=LED
T 7150 8550 8 10 0 1 0 6 1
refdes=D?
T 6650 8550 5 10 0 0 0 6 1
description=Generic LED
T 6650 8450 5 10 0 0 0 6 1
numslots=0
]
{
T 6650 8650 5 10 0 0 0 6 1
device=LED
T 7150 8450 5 10 1 1 0 6 1
refdes=LED203
T 7600 8000 5 10 0 0 0 0 1
footprint=805_pol
}
N 5600 8200 6700 8200 4
C 7600 7300 1 0 1 EMBEDDEDled-3.sym
[
L 7200 7800 7150 7775 3 0 0 0 -1 -1
L 7200 7800 7175 7750 3 0 0 0 -1 -1
L 7300 7800 7250 7775 3 0 0 0 -1 -1
L 7300 7800 7275 7750 3 0 0 0 -1 -1
L 7200 7700 7300 7800 3 0 0 0 -1 -1
L 7100 7700 7200 7800 3 0 0 0 -1 -1
L 7000 7500 6900 7500 3 0 0 0 -1 -1
L 7400 7500 7300 7500 3 0 0 0 -1 -1
P 6700 7500 6900 7500 1 0 0
{
T 6600 7550 5 8 0 0 180 2 1
pinseq=2
T 6600 7650 5 8 0 0 180 2 1
pintype=pas
T 6200 7450 9 8 0 1 180 6 1
pinlabel=ANODE
T 6800 7450 5 8 0 1 180 6 1
pinnumber=2
}
P 7600 7500 7400 7500 1 0 0
{
T 7000 8250 5 8 0 0 180 6 1
pinseq=1
T 6700 8150 5 8 0 0 180 6 1
pintype=pas
T 6800 7950 9 8 0 1 180 6 1
pinlabel=CATHODE
T 7400 7450 5 8 0 1 180 6 1
pinnumber=1
}
L 7300 7300 7300 7700 3 0 0 0 -1 -1
L 7300 7500 7000 7700 3 0 0 0 -1 -1
L 7000 7300 7300 7500 3 0 0 0 -1 -1
L 7000 7300 7000 7700 3 0 0 0 -1 -1
T 6650 7750 5 10 0 0 0 6 1
numslots=0
T 6650 7850 5 10 0 0 0 6 1
description=Generic LED
T 7150 7850 8 10 0 1 0 6 1
refdes=D?
T 6650 7950 5 10 0 0 0 6 1
device=LED
]
{
T 6650 7950 5 10 0 0 0 6 1
device=LED
T 7150 7750 5 10 1 1 0 6 1
refdes=LED204
T 7600 7300 5 10 0 0 0 0 1
footprint=805_pol
}
N 5800 7500 6700 7500 4
C 4000 8100 1 0 1 EMBEDDEDoutput-1.sym
[
P 4000 8200 3800 8200 1 0 0
{
T 3750 8150 5 6 0 0 0 6 1
pinseq=1
T 3750 8150 5 6 0 1 0 6 1
pinnumber=1
}
L 3800 8300 3800 8100 3 0 0 0 -1 -1
L 3800 8300 3300 8300 3 0 0 0 -1 -1
L 3300 8300 3200 8200 3 0 0 0 -1 -1
L 3200 8200 3300 8100 3 0 0 0 -1 -1
L 3300 8100 3800 8100 3 0 0 0 -1 -1
T 3900 8400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3900 8400 5 10 0 0 0 6 1
device=OUTPUT
T 3100 8100 5 10 1 1 0 6 1
value=LED2
T 4000 8100 5 10 0 1 180 6 1
net=LED2:1
}
C 4000 7400 1 0 1 EMBEDDEDoutput-1.sym
[
P 4000 7500 3800 7500 1 0 0
{
T 3750 7450 5 6 0 0 0 6 1
pinseq=1
T 3750 7450 5 6 0 1 0 6 1
pinnumber=1
}
L 3800 7600 3800 7400 3 0 0 0 -1 -1
L 3800 7600 3300 7600 3 0 0 0 -1 -1
L 3300 7600 3200 7500 3 0 0 0 -1 -1
L 3200 7500 3300 7400 3 0 0 0 -1 -1
L 3300 7400 3800 7400 3 0 0 0 -1 -1
T 3900 7700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3900 7700 5 10 0 0 0 6 1
device=OUTPUT
T 3100 7400 5 10 1 1 0 6 1
value=LED3
T 4000 7400 5 10 0 1 180 6 1
net=LED3:1
}
C 4000 6700 1 0 1 EMBEDDEDoutput-1.sym
[
P 4000 6800 3800 6800 1 0 0
{
T 3750 6750 5 6 0 1 0 6 1
pinnumber=1
T 3750 6750 5 6 0 0 0 6 1
pinseq=1
}
L 3800 6900 3800 6700 3 0 0 0 -1 -1
L 3800 6900 3300 6900 3 0 0 0 -1 -1
L 3300 6900 3200 6800 3 0 0 0 -1 -1
L 3200 6800 3300 6700 3 0 0 0 -1 -1
L 3300 6700 3800 6700 3 0 0 0 -1 -1
T 3900 7000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3900 7000 5 10 0 0 0 6 1
device=OUTPUT
T 3100 6700 5 10 1 1 0 6 1
value=LED4
T 4000 6700 5 10 0 1 180 6 1
net=LED4:1
}
C 7600 6600 1 0 1 EMBEDDEDled-3.sym
[
L 7200 7100 7150 7075 3 0 0 0 -1 -1
L 7200 7100 7175 7050 3 0 0 0 -1 -1
L 7300 7100 7250 7075 3 0 0 0 -1 -1
L 7300 7100 7275 7050 3 0 0 0 -1 -1
L 7200 7000 7300 7100 3 0 0 0 -1 -1
L 7100 7000 7200 7100 3 0 0 0 -1 -1
L 7000 6800 6900 6800 3 0 0 0 -1 -1
L 7400 6800 7300 6800 3 0 0 0 -1 -1
P 6700 6800 6900 6800 1 0 0
{
T 6600 6850 5 8 0 0 180 2 1
pinseq=2
T 6600 6950 5 8 0 0 180 2 1
pintype=pas
T 6200 6750 9 8 0 1 180 6 1
pinlabel=ANODE
T 6800 6750 5 8 0 1 180 6 1
pinnumber=2
}
P 7600 6800 7400 6800 1 0 0
{
T 7000 7550 5 8 0 0 180 6 1
pinseq=1
T 6700 7450 5 8 0 0 180 6 1
pintype=pas
T 6800 7250 9 8 0 1 180 6 1
pinlabel=CATHODE
T 7400 6750 5 8 0 1 180 6 1
pinnumber=1
}
L 7300 6600 7300 7000 3 0 0 0 -1 -1
L 7300 6800 7000 7000 3 0 0 0 -1 -1
L 7000 6600 7300 6800 3 0 0 0 -1 -1
L 7000 6600 7000 7000 3 0 0 0 -1 -1
T 6650 7050 5 10 0 0 0 6 1
numslots=0
T 6650 7150 5 10 0 0 0 6 1
description=Generic LED
T 7150 7150 8 10 0 1 0 6 1
refdes=D?
T 6650 7250 5 10 0 0 0 6 1
device=LED
]
{
T 6650 7250 5 10 0 0 0 6 1
device=LED
T 7150 7050 5 10 1 1 0 6 1
refdes=LED205
T 7600 6600 5 10 0 0 0 0 1
footprint=805_pol
}
N 5700 6800 6700 6800 4
C 5600 7600 1 0 1 EMBEDDEDrpack8-1.sym
[
L 4920 8100 4900 8100 3 0 0 0 -1 -1
L 4950 8070 4920 8100 3 0 0 0 -1 -1
L 5010 8130 4950 8070 3 0 0 0 -1 -1
L 5070 8070 5010 8130 3 0 0 0 -1 -1
L 5130 8130 5070 8070 3 0 0 0 -1 -1
L 5190 8070 5130 8130 3 0 0 0 -1 -1
L 5250 8130 5190 8070 3 0 0 0 -1 -1
L 5280 8100 5250 8130 3 0 0 0 -1 -1
L 5300 8100 5280 8100 3 0 0 0 -1 -1
L 4920 8200 4900 8200 3 0 0 0 -1 -1
L 4950 8170 4920 8200 3 0 0 0 -1 -1
L 5010 8230 4950 8170 3 0 0 0 -1 -1
L 5070 8170 5010 8230 3 0 0 0 -1 -1
L 5130 8230 5070 8170 3 0 0 0 -1 -1
L 5190 8170 5130 8230 3 0 0 0 -1 -1
L 5250 8230 5190 8170 3 0 0 0 -1 -1
L 5280 8200 5250 8230 3 0 0 0 -1 -1
L 5300 8200 5280 8200 3 0 0 0 -1 -1
L 4920 8300 4900 8300 3 0 0 0 -1 -1
L 4950 8270 4920 8300 3 0 0 0 -1 -1
L 5010 8330 4950 8270 3 0 0 0 -1 -1
L 5070 8270 5010 8330 3 0 0 0 -1 -1
L 5130 8330 5070 8270 3 0 0 0 -1 -1
L 5190 8270 5130 8330 3 0 0 0 -1 -1
L 5250 8330 5190 8270 3 0 0 0 -1 -1
L 5280 8300 5250 8330 3 0 0 0 -1 -1
L 5300 8300 5280 8300 3 0 0 0 -1 -1
L 4920 8400 4900 8400 3 0 0 0 -1 -1
L 4950 8370 4920 8400 3 0 0 0 -1 -1
L 5010 8430 4950 8370 3 0 0 0 -1 -1
L 5070 8370 5010 8430 3 0 0 0 -1 -1
L 5130 8430 5070 8370 3 0 0 0 -1 -1
L 5190 8370 5130 8430 3 0 0 0 -1 -1
L 5250 8430 5190 8370 3 0 0 0 -1 -1
L 5280 8400 5250 8430 3 0 0 0 -1 -1
L 5300 8400 5280 8400 3 0 0 0 -1 -1
L 5260 8120 5250 8130 3 0 0 0 -1 -1
L 5260 8220 5250 8230 3 0 0 0 -1 -1
L 5260 8320 5250 8330 3 0 0 0 -1 -1
L 5260 8420 5250 8430 3 0 0 0 -1 -1
P 4900 8100 4600 8100 1 0 1
{
T 4850 8120 3 6 0 1 0 6 1
pinnumber=13
T 4850 8120 3 6 0 0 0 6 1
pinseq=13
T 4850 8120 3 6 0 0 0 6 1
pintype=pas
T 4950 8100 3 6 0 1 0 6 1
pinlabel=R4A
}
P 5600 8100 5300 8100 1 0 0
{
T 5428 8120 3 6 0 1 0 6 1
pinnumber=4
T 5428 8120 3 6 0 0 0 6 1
pinseq=4
T 5428 8120 3 6 0 0 0 6 1
pintype=pas
T 5250 8100 3 6 0 1 0 6 1
pinlabel=R4
}
P 4900 8200 4600 8200 1 0 1
{
T 4850 8220 3 6 0 1 0 6 1
pinnumber=14
T 4850 8220 3 6 0 0 0 6 1
pinseq=14
T 4850 8220 3 6 0 0 0 6 1
pintype=pas
T 4950 8200 3 6 0 1 0 6 1
pinlabel=R3A
}
P 5600 8200 5300 8200 1 0 0
{
T 5410 8220 3 6 0 1 0 6 1
pinnumber=3
T 5410 8220 3 6 0 0 0 6 1
pinseq=3
T 5410 8220 3 6 0 0 0 6 1
pintype=pas
T 5250 8200 3 6 0 1 0 6 1
pinlabel=R3
}
P 4900 8300 4600 8300 1 0 1
{
T 4850 8320 3 6 0 1 0 6 1
pinnumber=15
T 4850 8320 3 6 0 0 0 6 1
pinseq=15
T 4850 8320 3 6 0 0 0 6 1
pintype=pas
T 4950 8300 3 6 0 1 0 6 1
pinlabel=R2A
}
P 5600 8300 5300 8300 1 0 0
{
T 5428 8320 3 6 0 1 0 6 1
pinnumber=2
T 5428 8320 3 6 0 0 0 6 1
pinseq=2
T 5428 8320 3 6 0 0 0 6 1
pintype=pas
T 5250 8300 3 6 0 1 0 6 1
pinlabel=R2
}
P 4900 8400 4600 8400 1 0 1
{
T 4850 8420 3 6 0 1 0 6 1
pinnumber=16
T 4850 8420 3 6 0 0 0 6 1
pinseq=16
T 4850 8420 3 6 0 0 0 6 1
pintype=pas
T 4950 8400 3 6 0 1 0 6 1
pinlabel=R1A
}
P 5600 8400 5300 8400 1 0 0
{
T 5398 8420 3 6 0 1 0 6 1
pinnumber=1
T 5398 8420 3 6 0 0 0 6 1
pinseq=1
T 5398 8420 3 6 0 0 0 6 1
pintype=pas
T 5250 8400 3 6 0 1 0 6 1
pinlabel=R1
}
B 4900 7600 400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5300 8600 8 10 0 0 0 6 1
pins=16
T 5300 8400 8 10 0 0 0 6 1
class=IC
L 4920 7700 4900 7700 3 0 0 0 -1 -1
L 4950 7670 4920 7700 3 0 0 0 -1 -1
L 5010 7730 4950 7670 3 0 0 0 -1 -1
L 5070 7670 5010 7730 3 0 0 0 -1 -1
L 5130 7730 5070 7670 3 0 0 0 -1 -1
L 5190 7670 5130 7730 3 0 0 0 -1 -1
L 5250 7730 5190 7670 3 0 0 0 -1 -1
L 5280 7700 5250 7730 3 0 0 0 -1 -1
L 5300 7700 5280 7700 3 0 0 0 -1 -1
L 4920 7800 4900 7800 3 0 0 0 -1 -1
L 4950 7770 4920 7800 3 0 0 0 -1 -1
L 5010 7830 4950 7770 3 0 0 0 -1 -1
L 5070 7770 5010 7830 3 0 0 0 -1 -1
L 5130 7830 5070 7770 3 0 0 0 -1 -1
L 5190 7770 5130 7830 3 0 0 0 -1 -1
L 5250 7830 5190 7770 3 0 0 0 -1 -1
L 5280 7800 5250 7830 3 0 0 0 -1 -1
L 5300 7800 5280 7800 3 0 0 0 -1 -1
L 4920 7900 4900 7900 3 0 0 0 -1 -1
L 4950 7870 4920 7900 3 0 0 0 -1 -1
L 5010 7930 4950 7870 3 0 0 0 -1 -1
L 5070 7870 5010 7930 3 0 0 0 -1 -1
L 5130 7930 5070 7870 3 0 0 0 -1 -1
L 5190 7870 5130 7930 3 0 0 0 -1 -1
L 5250 7930 5190 7870 3 0 0 0 -1 -1
L 5280 7900 5250 7930 3 0 0 0 -1 -1
L 5300 7900 5280 7900 3 0 0 0 -1 -1
L 4920 8000 4900 8000 3 0 0 0 -1 -1
L 4950 7970 4920 8000 3 0 0 0 -1 -1
L 5010 8030 4950 7970 3 0 0 0 -1 -1
L 5070 7970 5010 8030 3 0 0 0 -1 -1
L 5130 8030 5070 7970 3 0 0 0 -1 -1
L 5190 7970 5130 8030 3 0 0 0 -1 -1
L 5250 8030 5190 7970 3 0 0 0 -1 -1
L 5280 8000 5250 8030 3 0 0 0 -1 -1
L 5300 8000 5280 8000 3 0 0 0 -1 -1
L 5260 7720 5250 7730 3 0 0 0 -1 -1
L 5260 7820 5250 7830 3 0 0 0 -1 -1
L 5260 7920 5250 7930 3 0 0 0 -1 -1
L 5260 8020 5250 8030 3 0 0 0 -1 -1
P 4900 7700 4600 7700 1 0 1
{
T 4850 7720 3 6 0 1 0 6 1
pinnumber=9
T 4850 7720 3 6 0 0 0 6 1
pinseq=9
T 4850 7720 3 6 0 0 0 6 1
pintype=pas
T 4950 7700 3 6 0 1 0 6 1
pinlabel=R8A
}
P 5600 7700 5300 7700 1 0 0
{
T 5428 7720 3 6 0 1 0 6 1
pinnumber=8
T 5428 7720 3 6 0 0 0 6 1
pinseq=8
T 5428 7720 3 6 0 0 0 6 1
pintype=pas
T 5250 7700 3 6 0 1 0 6 1
pinlabel=R8
}
P 4900 7800 4600 7800 1 0 1
{
T 4850 7820 3 6 0 1 0 6 1
pinnumber=10
T 4850 7820 3 6 0 0 0 6 1
pinseq=10
T 4850 7820 3 6 0 0 0 6 1
pintype=pas
T 4950 7800 3 6 0 1 0 6 1
pinlabel=R7A
}
P 5600 7800 5300 7800 1 0 0
{
T 5410 7820 3 6 0 1 0 6 1
pinnumber=7
T 5410 7820 3 6 0 0 0 6 1
pinseq=7
T 5410 7820 3 6 0 0 0 6 1
pintype=pas
T 5250 7800 3 6 0 1 0 6 1
pinlabel=R7
}
P 4900 7900 4600 7900 1 0 1
{
T 4850 7920 3 6 0 1 0 6 1
pinnumber=11
T 4850 7920 3 6 0 0 0 6 1
pinseq=11
T 4850 7920 3 6 0 0 0 6 1
pintype=pas
T 4950 7900 3 6 0 1 0 6 1
pinlabel=R6A
}
P 5600 7900 5300 7900 1 0 0
{
T 5428 7920 3 6 0 1 0 6 1
pinnumber=6
T 5428 7920 3 6 0 0 0 6 1
pinseq=6
T 5428 7920 3 6 0 0 0 6 1
pintype=pas
T 5250 7900 3 6 0 1 0 6 1
pinlabel=R6
}
P 4900 8000 4600 8000 1 0 1
{
T 4850 8020 3 6 0 1 0 6 1
pinnumber=12
T 4850 8020 3 6 0 0 0 6 1
pinseq=12
T 4850 8020 3 6 0 0 0 6 1
pintype=pas
T 4950 8000 3 6 0 1 0 6 1
pinlabel=R5A
}
P 5600 8000 5300 8000 1 0 0
{
T 5398 8020 3 6 0 1 0 6 1
pinnumber=5
T 5398 8020 3 6 0 0 0 6 1
pinseq=5
T 5398 8020 3 6 0 0 0 6 1
pintype=pas
T 5250 8000 3 6 0 1 0 6 1
pinlabel=R5
}
T 5300 8600 5 6 0 1 0 6 1
refdes=R?
T 5300 8300 5 6 0 1 0 6 1
device=RPAK_CTS_8
]
{
T 5300 8300 5 6 0 1 0 6 1
device=RPAK_CTS_8
T 5300 8600 5 10 1 1 0 6 1
refdes=R201
T 5300 7400 5 10 1 1 0 6 1
value=330
T 5600 7600 5 10 0 0 0 6 1
footprint=EXB2HV
}
N 4000 9600 4600 9600 4
N 4600 9600 4600 8400 4
N 4000 8900 4500 8900 4
N 4500 8900 4500 8300 4
N 4500 8300 4600 8300 4
N 4000 8200 4600 8200 4
N 4000 7500 4400 7500 4
N 4400 7500 4400 8100 4
N 4400 8100 4600 8100 4
N 5600 9600 5600 8400 4
N 5700 8900 5700 8300 4
N 5700 8300 5600 8300 4
N 5800 7500 5800 8100 4
N 5800 8100 5600 8100 4
N 5700 6800 5700 8000 4
N 5700 8000 5600 8000 4
N 4600 8000 4500 8000 4
N 4500 8000 4500 6800 4
N 4500 6800 4000 6800 4