

UiO • Department of Physics University of Oslo

FYS4260 - Spring 2019 Microsystems and electronic packaging and interconnection technologies


Handout 2 CadSTAR Schematics




UiO • Department of Physics
University of Oslo


Set up CadStar


Map Drive \\Felt\Elab\FYS4260





- Start CadStar
 - All Programs -> CadStar 18 -> Design Editor














UiO • Department of Physics
University of Oslo


Save Workspace!


- File -> Save New Workspace
- · Save in your home folder!















Multiple symbols, One part Components with multiple func

UiO: Department of Physics

- Components with multiple functions can be divided into separate symbols, called gates.
- · Ground all inputs on unconnected gates!






UiO • Department of Physics University of Oslo

Adding parts Method Two

- Libraries View
 - -> Drag and drop
- · Search, using *xxxx*

Part naming conventions


- Specific parts:
 Function/Partname/Case
- Generic parts
 Function/Value/Case



UiO: Department of Physics
University of Oslo

Unable to find a match for...

- If you get a warning saying «unable to find a match for...» this is not an error! It is to warn you that the part you are adding to your design have one or more setting/property which are not found in the current design. You can
 - Add the new setting/property to the desing or
 - Override the setting used in the part and choose a property already used in the design.



As long as you are using the correct libraries it is always safe to add the new setting!

FYS4260 IF

Duplicate Trim/

Shape

UiO Department of Physics
University of Oslo

Hierarchical Design

Create a new block

- Net/Shape menu -> New Block
- · Select and draw rectangle

Give the block a name

- · Select the new block
- Right click -> Item Properties

Increase the font

- Select the block name -> Item Properties
- · Change Text Code

Create the new level

· Doble click block name -> Create New Sheet

Create the design as a top-down design, with a top schematic describing the overall function, and with details in the lower scheets. Look at the schematics provided in the course projects.

Report

t 🗓 Fillet Corner

Mitre Corner

New Block

UiO : Department of Physics University of Oslo

Add connections

- Home -> Connection -> left click left click
- All nets are identified by their net name.
 - Nets are named automatically as \$xxx.
 - Can be changed by selecting the net -> right click -> item properties -> Signal name
- Two nets with identical names are merged, do not need to be physically connected with wire!
- Be aware of named nets in the project schematics!
- Use this to make it easier to identify nets when we move to pcb later -> name all important nets!
- Makes the schematics more readable.

UiO Department of Physics
University of Oslo


Global signals and Net Route Code

- A global signal is a predefined signal used for important nets.
 - To add: draw connection, right click -> global signal
 - Defined in the library
- A Net Route Code is used to assign the optimal and necked route width on a net.
 - Sets max/min and optimal track widths.
 - select net -> right click -> item properties -> Net -> Net
 Route Code
 - Must be used for GND and Power nets!
 - Remember other nets that *might* conduct higher currents as well, eg traces to power regulators etc.
- · Multiple nets may use the same net route code!

UiO Department of Physics
University of Oslo

Block terminals

- Draw connection -> Right click -> Block Terminal
- Or draw connection to edge of existing block
- Cannot create a block terminal on an unnamed net (You will be asked to fill in net name if you try)



UiO: Department of Physics University of Oslo Signal References Draw connections -> Right click -> Signal ref Select library -> smallin/out/bi Give net name Block terminals and signal references are just two methods to organize the design and increase readability. (As mentioned CadSTAR only cares about the net name) CN2 UUSB VCC :Voltage Regulator DoutDoutBlock terminals and signal references are just two methods to organize the design and increase readability. (As mentioned CadSTAR only cares about the net name)

