

SHARP DMG CPU Cells Library


Rev. 1.0

Overview


not




not2




not3




not4




not6




nand




nand3




nand4




nand5



nand6




nand7




nor




nor3




nor4




nor5




nor6




nor8




and




and3




and4




or




or3




or4




xnor




xor




oai




oan




aon




aon22




aon222




aon2222




aon222222




mux




muxi




notif0




notif1




bufif0




fa




ha




latch_comp




latchnq_comp




latchr_comp




latch




nor_latch




nand_latch




dffr_comp




dffrnq_comp



dffr



dffsr



cnt

