Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Allow to pass all module timings in the format (ck, ns) #231

Merged
merged 2 commits into from
Feb 2, 2021

Conversation

jedrzejboczar
Copy link
Collaborator

This is a part of splitting #224 into smaller PRs.

This PR makes it possible to pass all timings as (ck, ns) tuples (here ns can be None) or just ns float.

@jedrzejboczar jedrzejboczar mentioned this pull request Jan 29, 2021
@enjoy-digital
Copy link
Owner

Thanks @jedrzejboczar for splitting #224 in smaller PRs, this looks good (the others PRs too). I'll have a closer look and test/merge in the next days.

Copy link
Owner

@enjoy-digital enjoy-digital left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks @jedrzejboczar, this looks good. I also did some comparisons of the generated verilog before and after applying this PR on various targets and the timings are computed identically.

@enjoy-digital enjoy-digital merged commit 83b31f4 into enjoy-digital:master Feb 2, 2021
@jedrzejboczar jedrzejboczar deleted the jboc/module-timings branch February 3, 2021 13:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants