Skip to content

Commit

Permalink
Merge branch 'bugfix/fix_gpio_wakeup_related_issues_in_ssc_sleep_test…
Browse files Browse the repository at this point in the history
…' into 'master'

sleep: fix gpio wakeup related issues

See merge request espressif/esp-idf!21788
  • Loading branch information
jack0c committed Feb 11, 2023
2 parents 254efe4 + 28c7620 commit 3592638
Show file tree
Hide file tree
Showing 24 changed files with 7 additions and 84 deletions.
10 changes: 4 additions & 6 deletions components/driver/gpio/gpio.c
Expand Up @@ -589,7 +589,7 @@ esp_err_t gpio_wakeup_enable(gpio_num_t gpio_num, gpio_int_type_t intr_type)
portENTER_CRITICAL(&gpio_context.gpio_spinlock);
gpio_hal_set_intr_type(gpio_context.gpio_hal, gpio_num, intr_type);
gpio_hal_wakeup_enable(gpio_context.gpio_hal, gpio_num);
#if SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND
#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND || CONFIG_PM_SLP_DISABLE_GPIO
gpio_hal_sleep_sel_dis(gpio_context.gpio_hal, gpio_num);
#endif
portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
Expand All @@ -612,7 +612,7 @@ esp_err_t gpio_wakeup_disable(gpio_num_t gpio_num)
#endif
portENTER_CRITICAL(&gpio_context.gpio_spinlock);
gpio_hal_wakeup_disable(gpio_context.gpio_hal, gpio_num);
#if SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND
#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND || CONFIG_PM_SLP_DISABLE_GPIO
gpio_hal_sleep_sel_en(gpio_context.gpio_hal, gpio_num);
#endif
portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
Expand Down Expand Up @@ -750,7 +750,6 @@ void gpio_iomux_out(uint8_t gpio_num, int func, bool oen_inv)
gpio_hal_iomux_out(gpio_context.gpio_hal, gpio_num, func, (uint32_t)oen_inv);
}

#if SOC_GPIO_SUPPORT_SLP_SWITCH
static esp_err_t gpio_sleep_pullup_en(gpio_num_t gpio_num)
{
GPIO_CHECK(GPIO_IS_VALID_GPIO(gpio_num), "GPIO number error", ESP_ERR_INVALID_ARG);
Expand Down Expand Up @@ -922,7 +921,6 @@ esp_err_t gpio_sleep_pupd_config_unapply(gpio_num_t gpio_num)
return ESP_OK;
}
#endif // CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
#endif // SOC_GPIO_SUPPORT_SLP_SWITCH

#if SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP
esp_err_t gpio_deep_sleep_wakeup_enable(gpio_num_t gpio_num, gpio_int_type_t intr_type)
Expand All @@ -937,7 +935,7 @@ esp_err_t gpio_deep_sleep_wakeup_enable(gpio_num_t gpio_num, gpio_int_type_t int
}
portENTER_CRITICAL(&gpio_context.gpio_spinlock);
gpio_hal_deepsleep_wakeup_enable(gpio_context.gpio_hal, gpio_num, intr_type);
#if SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND
#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND || CONFIG_PM_SLP_DISABLE_GPIO
gpio_hal_sleep_sel_dis(gpio_context.gpio_hal, gpio_num);
#endif
portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
Expand All @@ -952,7 +950,7 @@ esp_err_t gpio_deep_sleep_wakeup_disable(gpio_num_t gpio_num)
}
portENTER_CRITICAL(&gpio_context.gpio_spinlock);
gpio_hal_deepsleep_wakeup_disable(gpio_context.gpio_hal, gpio_num);
#if SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND
#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND || CONFIG_PM_SLP_DISABLE_GPIO
gpio_hal_sleep_sel_en(gpio_context.gpio_hal, gpio_num);
#endif
portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
Expand Down
2 changes: 0 additions & 2 deletions components/driver/gpio/include/driver/gpio.h
Expand Up @@ -461,7 +461,6 @@ esp_err_t gpio_force_hold_all(void);
esp_err_t gpio_force_unhold_all(void);
#endif

#if SOC_GPIO_SUPPORT_SLP_SWITCH
/**
* @brief Enable SLP_SEL to change GPIO status automantically in lightsleep.
* @param gpio_num GPIO number of the pad.
Expand Down Expand Up @@ -508,7 +507,6 @@ esp_err_t gpio_sleep_set_direction(gpio_num_t gpio_num, gpio_mode_t mode);
* - ESP_ERR_INVALID_ARG : Parameter error
*/
esp_err_t gpio_sleep_set_pull_mode(gpio_num_t gpio_num, gpio_pull_mode_t pull);
#endif

#if SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP

Expand Down
2 changes: 0 additions & 2 deletions components/driver/include/esp_private/gpio.h
Expand Up @@ -12,7 +12,6 @@
#include "soc/soc_caps.h"
#include "driver/gpio.h"

#if SOC_GPIO_SUPPORT_SLP_SWITCH
#if CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
/**
* @brief Emulate ESP32S2 behaviour to backup FUN_PU, FUN_PD information
Expand All @@ -34,4 +33,3 @@ esp_err_t gpio_sleep_pupd_config_apply(gpio_num_t gpio_num);
*/
esp_err_t gpio_sleep_pupd_config_unapply(gpio_num_t gpio_num);
#endif
#endif
4 changes: 2 additions & 2 deletions components/esp_hw_support/include/esp_private/sleep_gpio.h
Expand Up @@ -18,7 +18,7 @@ extern "C" {
* This file contains declarations of GPIO related functions in sleep modes.
*/

#if SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
#if CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL

/**
* @brief Save GPIO pull-up and pull-down configuration information in the wake-up state
Expand All @@ -39,7 +39,7 @@ void gpio_sleep_mode_config_apply(void);
*/
void gpio_sleep_mode_config_unapply(void);

#endif // SOC_GPIO_SUPPORT_SLP_SWITCH && CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
#endif // CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL

/**
* @brief Call once in startup to disable the wakeup IO pins and release their holding state after waking up from Deep-sleep
Expand Down
2 changes: 0 additions & 2 deletions components/esp_hw_support/include/esp_sleep.h
Expand Up @@ -526,7 +526,6 @@ esp_err_t esp_sleep_cpu_retention_init(void);
esp_err_t esp_sleep_cpu_retention_deinit(void);
#endif

#if SOC_GPIO_SUPPORT_SLP_SWITCH
/**
* @brief Configure to isolate all GPIO pins in sleep state
*/
Expand All @@ -537,7 +536,6 @@ void esp_sleep_config_gpio_isolate(void);
* @param enable decide whether to switch status or not
*/
void esp_sleep_enable_gpio_switch(bool enable);
#endif

#if CONFIG_MAC_BB_PD
/**
Expand Down
6 changes: 1 addition & 5 deletions components/esp_hw_support/sleep_gpio.c
Expand Up @@ -33,8 +33,6 @@

static const char *TAG = "sleep";

#if SOC_GPIO_SUPPORT_SLP_SWITCH

#if CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
void gpio_sleep_mode_config_apply(void)
{
Expand Down Expand Up @@ -109,8 +107,6 @@ void esp_sleep_enable_gpio_switch(bool enable)
}
}

#endif // SOC_GPIO_SUPPORT_SLP_SWITCH

// TODO: IDF-6051, IDF-6052
#if !CONFIG_IDF_TARGET_ESP32H4 && !CONFIG_IDF_TARGET_ESP32C6 && !CONFIG_IDF_TARGET_ESP32H2
IRAM_ATTR void esp_sleep_isolate_digital_gpio(void)
Expand Down Expand Up @@ -186,7 +182,7 @@ void esp_deep_sleep_wakeup_io_reset(void)
#endif
}

#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND && !CONFIG_PM_SLP_DISABLE_GPIO
#if CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND || CONFIG_PM_SLP_DISABLE_GPIO
ESP_SYSTEM_INIT_FN(esp_sleep_startup_init, BIT(0), 105)
{
// Configure to isolate (disable the Input/Output/Pullup/Pulldown
Expand Down
7 changes: 0 additions & 7 deletions components/esp_pm/pm_impl.c
Expand Up @@ -322,10 +322,6 @@ esp_err_t esp_pm_configure(const void* vconfig)
s_config_changed = true;
portEXIT_CRITICAL(&s_switch_lock);

#if CONFIG_PM_SLP_DISABLE_GPIO && SOC_GPIO_SUPPORT_SLP_SWITCH
esp_sleep_enable_gpio_switch(config->light_sleep_enable);
#endif

#if CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP && SOC_PM_SUPPORT_CPU_PD
if (config->light_sleep_enable) {
if (esp_sleep_cpu_retention_init() != ESP_OK) {
Expand Down Expand Up @@ -773,9 +769,6 @@ void esp_pm_impl_init(void)
esp_pm_trace_init();
#endif

#if CONFIG_PM_SLP_DISABLE_GPIO && SOC_GPIO_SUPPORT_SLP_SWITCH
esp_sleep_config_gpio_isolate();
#endif
ESP_ERROR_CHECK(esp_pm_lock_create(ESP_PM_CPU_FREQ_MAX, 0, "rtos0",
&s_rtos_lock_handle[0]));
ESP_ERROR_CHECK(esp_pm_lock_acquire(s_rtos_lock_handle[0]));
Expand Down
2 changes: 0 additions & 2 deletions components/hal/include/hal/gpio_hal.h
Expand Up @@ -350,7 +350,6 @@ void gpio_hal_intr_disable(gpio_hal_context_t *hal, uint32_t gpio_num);
#define gpio_hal_force_unhold_all() gpio_ll_force_unhold_all()
#endif

#if SOC_GPIO_SUPPORT_SLP_SWITCH
/**
* @brief Enable pull-up on GPIO when system sleep.
*
Expand Down Expand Up @@ -448,7 +447,6 @@ void gpio_hal_sleep_pupd_config_apply(gpio_hal_context_t *hal, uint32_t gpio_num
*/
void gpio_hal_sleep_pupd_config_unapply(gpio_hal_context_t *hal, uint32_t gpio_num);
#endif // CONFIG_GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL
#endif //SOC_GPIO_SUPPORT_SLP_SWITCH

#if SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP
/**
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32/include/soc/Kconfig.soc_caps.in
Expand Up @@ -279,10 +279,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0xEF0FEA

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_I2C_NUM
int
default 2
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32/include/soc/soc_caps.h
Expand Up @@ -170,9 +170,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM: 1, 3, 5, 6, 7, 8, 9, 10, 11, 16, 17, 18, 19, 21, 22, 23)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0xEF0FEAULL

// Support to configure slept status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- I2C CAPS ----------------------------------------*/
// ESP32 has 2 I2C
#define SOC_I2C_NUM (2)
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
Expand Up @@ -243,10 +243,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x00000000001FFFC0

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32c2/include/soc/soc_caps.h
Expand Up @@ -123,9 +123,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_6~GPIO_NUM_20)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00000000001FFFC0ULL

// Support to configure sleep status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
#define SOC_DEDIC_GPIO_IN_CHANNELS_NUM (8) /*!< 8 inward channels on each CPU core */
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
Expand Up @@ -339,10 +339,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x00000000003FFFC0

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32c3/include/soc/soc_caps.h
Expand Up @@ -164,9 +164,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_6~GPIO_NUM_21)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00000000003FFFC0ULL

// Support to configure sleep status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
#define SOC_DEDIC_GPIO_IN_CHANNELS_NUM (8) /*!< 8 inward channels on each CPU core */
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
Expand Up @@ -395,10 +395,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x000000007FFFFF00

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_RTCIO_PIN_COUNT
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32c6/include/soc/soc_caps.h
Expand Up @@ -182,9 +182,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_8~GPIO_NUM_30)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000000007FFFFF00ULL

// Support to configure sleep status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- RTCIO CAPS --------------------------------------*/
#define SOC_RTCIO_PIN_COUNT 8
#define SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
Expand Up @@ -307,10 +307,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x000000000FFF807F

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32h2/include/soc/soc_caps.h
Expand Up @@ -174,9 +174,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_0~6. GPIO_NUM_15~27)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000000000FFF807FULL

// Support to configure sleep status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

// TODO: IDF-6241
/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32h4/include/soc/Kconfig.soc_caps.in
Expand Up @@ -315,10 +315,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x000001FFFFFFFFC0

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32h4/include/soc/soc_caps.h
Expand Up @@ -171,9 +171,6 @@
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0000000003FFE07FULL
#endif

// Support to configure sleep status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
#define SOC_DEDIC_GPIO_IN_CHANNELS_NUM (8) /*!< 8 inward channels on each CPU core */
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
Expand Up @@ -319,10 +319,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x00007FFFFC000000

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32s2/include/soc/soc_caps.h
Expand Up @@ -155,9 +155,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_26~GPIO_NUM_46)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00007FFFFC000000ULL

// Support to configure slept status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)

/*-------------------------- Dedicated GPIO CAPS ---------------------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
#define SOC_DEDIC_GPIO_IN_CHANNELS_NUM (8) /*!< 8 inward channels on each CPU core */
Expand Down
4 changes: 0 additions & 4 deletions components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
Expand Up @@ -383,10 +383,6 @@ config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
hex
default 0x0001FFFFFC000000

config SOC_GPIO_SUPPORT_SLP_SWITCH
bool
default y

config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
int
default 8
Expand Down
3 changes: 0 additions & 3 deletions components/soc/esp32s3/include/soc/soc_caps.h
Expand Up @@ -161,9 +161,6 @@
// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_26~GPIO_NUM_48)
#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000ULL

// Support to configure slept status
#define SOC_GPIO_SUPPORT_SLP_SWITCH (1)


/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
Expand Down

0 comments on commit 3592638

Please sign in to comment.