-
Notifications
You must be signed in to change notification settings - Fork 7.2k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Changing I2S sample rate changes word-order of I2S output (IDFGH-3448) #5410
Comments
@ikostoski Thanks for the detailed report, we will look into. |
Hi, @ikostoski The fix is to change the following function:
thanks !! |
Hi @koobest, It appears that with these changes, the problem is fixed. After changing the sample rate, the output is again in expected word-order. Thank You! |
Hi @koobest, |
Hi, The fix has been merged into the internal repository and will be released soon. |
Environment
Problem Description
After changing I2S sampling rate, word-order output on I2S pins changes
Expected Behavior
Changing sampling rate should not change I2S word-order output
Actual Behavior
After call to
i2s_set_sample_rates
, I2S output word order is changed and unpredictableSteps to reproduce
// If possible, attach a picture of your setup/wiring here.
Only logic analyzer is attached to pins 21(DO) and 26(WS)
Code to reproduce this issue
Debug Logs
N/A. Problem is visible only on actual output of I2S pins
Other items if possible
N/A
The text was updated successfully, but these errors were encountered: