Skip to content

Issues: esynr3z/corsair

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

21 Open 10 Closed
21 Open 10 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

#enhancement : Change rst signal according to _neg / _pos
#63 opened Jun 26, 2024 by stdefeber
#enhancement : Add wishbone B4 or AHB interface
#62 opened Jun 26, 2024 by stdefeber
#enhancement : add wishbone b3
#61 opened Jun 26, 2024 by stdefeber
Avalon master read fails
#60 opened Jun 26, 2024 by stdefeber
Verilog waccess not aligned with output data
#59 opened Mar 19, 2024 by sinill57
Verilog build failed when using multistring description #bug
#58 opened Mar 5, 2024 by iDoka
c-headers: struct and bit field layout are implementation defined...
#52 opened Jun 15, 2023 by v0lker
feature request: support symbolic constants for base_address, (do not require it to be a number)
#50 opened Jun 15, 2023 by v0lker
1
Constants and expressions support
#49 opened Apr 26, 2023 by m-kru
Addressing mode support
#48 opened Apr 26, 2023 by m-kru
Enumeration types support
#47 opened Apr 26, 2023 by m-kru
Interrupt support
#46 opened Apr 26, 2023 by m-kru
Memory interface support enhancement New feature or request
#39 opened Mar 15, 2023 by arnfol
Acess mode 'roc' can miss a latch bug Something isn't working
#38 opened Mar 15, 2023 by arnfol
Optional timeout on reads and writes enhancement New feature or request
#24 opened Aug 1, 2022 by stridge-cruxml
Confusing terminology: MSB & LSB vs Offset & Width documentation Improvements or additions to documentation
#16 opened Apr 4, 2022 by iDoka
#enhancement: wavedrom bitfield adding lanes to csrconfig documentation Improvements or additions to documentation enhancement New feature or request
#15 opened Apr 4, 2022 by iDoka
@arnfol
2
#enhancement: add gitignore which included all auto-generated files enhancement New feature or request
#14 opened Apr 4, 2022 by iDoka
#enhancement: add informative header to all auto-generated files enhancement New feature or request good first issue Good for newcomers
#13 opened Apr 4, 2022 by iDoka
CMSIS SVD enhancement New feature or request
#12 opened Apr 4, 2022 by raffi-g
2
AXI BResp and RResp enhancement New feature or request
#8 opened Mar 15, 2022 by stridge-cruxml
5
ProTip! Add no:assignee to see everything that’s not assigned.