Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update to latest upstream yosys. #1195

Merged
merged 1 commit into from
Dec 3, 2019
Merged

Conversation

litghost
Copy link
Contributor

@litghost litghost commented Dec 3, 2019

Fixes #1161

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
@probot-autolabeler probot-autolabeler bot added the lang-verilog Issue uses (or requires) Verilog language. label Dec 3, 2019
Copy link
Contributor

@mithro mithro left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM if CI goes green.

@litghost litghost merged commit dd8c5eb into f4pga:master Dec 3, 2019
@litghost litghost deleted the new_yosys branch December 3, 2019 21:40
@litghost
Copy link
Contributor Author

litghost commented Dec 3, 2019

LGTM if CI goes green.

Vendor test failure are pre-existing failures.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-verilog Issue uses (or requires) Verilog language.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Inference of 3-state IOBUFs in Yosys
2 participants