Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

7020 Zynq boards support #1260

Closed
wants to merge 9 commits into from
Closed

7020 Zynq boards support #1260

wants to merge 9 commits into from

Conversation

acomodi
Copy link
Contributor

@acomodi acomodi commented Jan 7, 2020

This PR is to add support for some of the boards mounting a Zynq-7Z020.

To correctly build, the db must be updated with the changes generated with f4pga/prjxray#1162. The PR in prjxray still needs adjustments to be merged, as one (or more) of the fuzzers for the 7020 part end up in a possible infinite-loop, preventing CI to complete.

Once the new db is ready, this PR should correctly turn green.

Boards added with this PR:

  • Mars ZX3
  • Pynq-Z1
  • MicroZed
  • ZedBoard

@probot-autolabeler probot-autolabeler bot added lang-verilog Issue uses (or requires) Verilog language. type-utils Issues is related to the scripts inside the repo. labels Jan 7, 2020
xc7/make/arch_define.cmake Outdated Show resolved Hide resolved
@tmichalak tmichalak force-pushed the zynq-boards branch 2 times, most recently from 960ab13 to 0a2eba1 Compare January 20, 2020 09:02
@tmichalak
Copy link
Contributor

Cleaned up and rebase this PR, but it depends on the database for Zynq 7020 and one related issue

acomodi and others added 9 commits May 19, 2020 12:36
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-verilog Issue uses (or requires) Verilog language. type-utils Issues is related to the scripts inside the repo.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

4 participants