Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix iobuf inference #1349

Merged
merged 5 commits into from Feb 28, 2020
Merged

Fix iobuf inference #1349

merged 5 commits into from Feb 28, 2020

Conversation

litghost
Copy link
Contributor

Attempt to make #1339 pass CI.

@probot-autolabeler probot-autolabeler bot added lang-verilog Issue uses (or requires) Verilog language. type-utils Issues is related to the scripts inside the repo. labels Feb 27, 2020
hierarchy -check -auto-top

# Start flow after library reading
synth_xilinx -vpr -flatten -abc9 -nosrl -noclkbuf -nodsp -iopad -run prepare:check
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why does this run from prepare to check while the other pathway runs everything?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Did you read the comment?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Oh - I think I understand now.

The first couple of lines in this section do the library reading. Then you start from the prepare stage (which is the first stage after library reading)?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yes

if { $::env(USE_ROI) == "TRUE" } {
synth_xilinx -vpr -flatten -abc9 -nosrl -noclkbuf -nodsp
} else {
# Read Yosys baseline library first.
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why are these not needed for the other pathway?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

What do you mean by "these"?

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Line 17+18.

@probot-autolabeler probot-autolabeler bot added the lang-python Issue uses (or requires) Python language. label Feb 27, 2020
mkurc-ant and others added 4 commits February 27, 2020 10:11
… ROI-less targets.

Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
@litghost litghost force-pushed the fix_iobuf_inference branch 2 times, most recently from 748dd2d to 8d4be9d Compare February 27, 2020 19:22
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
lang-python Issue uses (or requires) Python language. lang-verilog Issue uses (or requires) Verilog language. type-utils Issues is related to the scripts inside the repo.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants