

GC9107

a-Si TFT LCD Single Chip Driver 128RGBx160 Resolution and 262K color

Datasheet

V1.2

2021-01-22



GENERATION REVISION HISTORY

Version.	Effective Date	Description of Changes	Prepared by
V1.0	2019-11-2	Document Release	Evie
V1.1	2021-1-8	Application Circuit Adjusted	Evie
V1.2	2021-1-22	Command Adjusted	Evie

Galaxycore Incorporation

Galaxycore Inc. reserves the right to change the contents in this document without prior notice



Table of Content

Tab	le of Conten	t	3
1.	Introduction	າ	6
2.	Features		7
3.	Block Diagi	ram	8
	3.1. Block	diagramdiagram	8
	3.2. Pin de	scriptions	9
	3.3. PAD c	oordinates	13
4.	Interface se	etting	21
	4.1. MCU i	nterfaces	21
	4.1.1.	MCU interface selection	21
	4.1.2.	8080 Series Parallel Interface	21
	4.1.3.	Write Cycle Sequence	22
	4.1.4.	Read Cycle Sequence	23
	4.1.5.	Serial Interface	24
	4.1.6.	Write Cycle Sequence	24
	4.1.7.	Read Cycle Sequence	26
	4.1.8.	Data Transfer Break and Recovery	28
	4.1.9.	Data Transfer Pause	30
	4.1.10.	Serial Interface Pause	31
	4.1.11.	Parallel Interface Pause	31
	4.1.12.	. Data Transfer Mode	31
	4.1.13.	Data Transfer Method 1	31
	4.1.14	Data Transfer Method 2	32
	4.2. Display	y Data Format	33
	4.2.1.	3-line Serial Interface	33
	4.2.2.	4-line Serial Interface	35
	4.2.3.	8-bit Parallel MCU Interface	37
5.	Function D	escription	39
	5.1. Display	y data GRAM mapping	39
	5.1.1.	128RGBx128 resolution (GM = "01")	39
	5.1.2.	128RGBx160 resolution (GM = "11")	40
	5.2. Addres	ss Counter (AC) of GRAM	41
	5.2.1.	128RGBx160 (GM == '11')	43
	5.2.2.	128RGBx128 (GM == '01')	44
	5.2.3.	Frame Data Write Direction	45
	5.3. GRAM	I to display address mapping	47
	5.3.1.	Normal display on or partial mode on, vertical scroll off	47
	5.3.2.	Vertical scroll display mode	48
	5.4. Tearing	g effect output line	52
	5.4.1.	Tearing effect line modes	52
	5.4.2.	Tearing effect line timing	52

GC9107 Datasheet

	5.5. Sourc	e driver	53
	5.6. Gate of	driverdriver	53
	5.7. LCD p	power generation circuit	54
	5.7.1.	Power supply circuit	54
	5.7.2.	LCD power generation scheme	55
	5.8. Gamm	na Correction	56
	5.9. Power	r Level Definition	58
	5.9.1.	Power Levels	58
	5.9.2.	Power Flow Chart	59
6.	Command		60
	6.1. Comm	nand List	60
	6.1.1. U	SER REG	60
	6.1.2. IN	NTER REG	63
	6.2. Descr	iption of User Command	65
	6.2.1.	Read Manufactory Programming Identification (04h)	65
	6.2.2.	(,	
	6.2.3.	Read Display Power Mode (0Ah)	68
	6.2.4.	Read Display MADCTL (0Bh)	69
	6.2.5.	Read Display Pixel Format (0Ch)	70
	6.2.6.	Read Display Image Format (0Dh)	71
	6.2.7.	1 7 3 ()	
	6.2.8.	Read Display Self-Diagnostic Result (0Fh)	
	6.2.9.	Sleep In (10h)	74
). Sleep Out (11h)	
		. Partial Mode ON (12h)	
		2. Normal Display Mode ON (13h)	
		B. Display Inversion OFF (20h)	
		Display Inversion ON (21h)	
		i. Display OFF (28h)	
		i. Display ON (29h)	
		'. Column Address Set (2Ah)	
		8. Row Address Set (2Bh)	
		Memory Write (2Ch)	
). Partial Area (30h)	
		. Vertical Scrolling Definition (33h)	
		2. Tearing Effect Line OFF (34h)	
		3. Tearing Effect Line ON (35h)	
		Memory Access Ctrl (36h)	
		i. Vertical Scrolling Start Address (37h)	
		i. Idle Mode OFF (38h)	
		/. Idle Mode ON (39h)	
		3. COLMOD: Pixel Format Set (3Ah)	
		7. Test Scanline Set (44h)	
		7. Test Scanline Get (45h)	
	6.2.31	. Customized display identification information(D3h)	110



GC9107 Datasheet

		6.2.32.	Read ID1 (DAh)	111
		6.2.33.	Read ID2 (DBh)	113
		6.2.34.	Read ID3 (DCh)	115
	6.3.	Descri	otion of Internal Command	117
		6.3.1.	Inter register enable 1 (FEh)	117
		6.3.2.	Inter register enable 2 (EFh)	118
		6.3.3.	Complement Principle of RGB 5, 6, 5 (ACh)	119
		6.3.4.	Blanking Porch Control (ADh)	120
		6.3.5.	Display Inversion Control (CBh)	121
		6.3.6.	AVDD_VCL_CLK (E3h)	122
		6.3.7.	VGH_VGL_CLK (EAh)	124
		6.3.8.	Frame Rate Set(A8h)	126
		6.3.9.	VREG_CTL (E7h)	128
		6.3.10.	VGH_SET(E8h)	129
		6.3.11.	VGL_SET (E9h)	130
		6.3.12.	AVDD_VCL_SET (E2h)	131
		6.3.13.	SET_GAMMA1 (F0h)	132
		6.3.14.	SET_GAMMA2 (F1h)	134
7.	App	lication.		136
7.1.		APPLI	CATION CIRCUIT	136
8.	Elec	ctrical C	haracteristics	137
	8.1.	Absolu	te Maximum Ratings	137
	8.2.	Power	ON/OFF Sequence	138
	8.3.	DC Ch	aracteristics	139
	8.4.	AC Ch	aracteristics	141
			Display Parallel 8-bit Interface Timing Characteristics (8080)	
		8.4.2.	Display Serial Interface Timing Characteristics (3-line SPI system)	143
		8.4.3.	Display Serial Interface Timing Characteristics (4-line SPI system)	144



1. Introduction

The GC9107 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 128RGBx160dots, comprising a 384-channel source driver, a 160-channel gate driver, 46,080 bytes GRAM for graphic display data of 128RGBx160 dots, and power supply circuit.

The GC9107 supports parallel 8-bit data bus MCU interface, and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The GC9107 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. GC9107 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9107 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.




2. Features

- No need for external electronic component.
- ◆ Display resolution: [128xRGB](H) x 160(V)
- Output:
 - ♦ 384 source outputs
 - ♦ 160 gate outputs
 - ♦ Common electrode output (VCOM)
- ◆ a-TFT LCD driver with on-chip full display RAM: 46,080 bytes
- System Interface
 - ♦ 8-bits interface with 8080 MCU
 - ♦ 3-line / 4-line serial interface
- Driving Algorithm Support
 - ♦ Row Inversion
 - ♦ Frame Inversion
- Display mode:
 - → Full color mode (Idle mode OFF): 262K-color
 - ♦ Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - ♦ 8-color mode
 - ♦ Standby mode
- On chip functions:
 - ♦ Timing generator
 - ♦ Oscillator
 - ♦ DC/DC converter
- Support partial display
- Window address function to specify a rectangular area for internal GRAM access
- Low -power consumption architecture
 - ♦ Low operating power supplies:
 - > IOVCC = 1.65V ~ 3.3V (logic)
 - \triangleright VCI = 2.5V ~ 3.3V (analog)
- On-Chip Power System
 - ♦ Source Voltage(VREG): +2.92V ~ +5.19V
 - ♦ VCOM level(VCOMH、VCOML): +3.08V ~ +4.50V、-2.50V ~ 0V
 - → Gate driver HIGH level (VGH): +10V ~ +15V
 - ♦ Gate driver LOW level (VGL): -13V ~ -7.5V
- ◆ Operate temperature range: -40°C to 80°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only
- Package COG



3. Block Diagram

3.1. Block diagram





3.2. Pin descriptions

	Power Supply Pins						
Pin Name	I/O	Type	Descriptions				
VDDA (VCI)	I	Power	Power supply for analog, digital system and booster circuit				
VDDI(IOVCC)	I	Power	Low voltage power supply for interface logic circuits(1.65~3.3V)				
VSSA	I	Analog Ground	System ground level for analog circuit blocks				
VSSR	I	Digital Ground	System ground level for logic circuit blocks				

	Interface Logic Signals						
Pin Name	I/O	Туре	Descriptions				
IM	ı	(VDDI/VSSR)	MCU Parallel interface bus and Serial interface select - IM='1';Parallel-8bit Interface - IM='0';Serial Interface				
SPI4W	I	(VDDI/VSSR)	SPI interface selection pin SPI4W='0': 3-wire SPI. (default) SPI4W='1': 4-wire SPI. This pin is internal pull low.				
RESX	I	MCU (VDDI/VSSR)	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.				
CSX	-	MCU (VDDI/VSSR)	Chip select input pin ("Low" enable). This pin can be permanently fixed "Low" in MPU interface mode only. *note1,2				
DCX (SCL)	ı	MCU (VDDI/VSSR)	This pin is used to select "Data or Command" in the parallel interface. When DCX='1', data is selected. When DCX='0', command is selected. This pin is used serial interface clock in 3-wire 9-bit/4-write 8-bit serial data interface. If not used, this pin should be connected to VDDI or VSSR.				
RDX	I MCU (VDDI/VSSR)		8080 system (RDX): Serves as a read signal and MCU read data at the rising edge.				
WRX (RS)		MCU (VDDI/VSSR)	8080 system (WRX): Serves as a write signal and writes data at the rising edge. 4-write 8-bit serial data interface: serves as RS (data/command selection). Fix to VDDI level when not in use				



GC9107 Datasheet

D[7:1] D0/SDA	I/O	MCU (VDDI/VSSR)	8-bit parallel bi-directional data bus for MCU system and D0 is also the serial input/output signal in SPI interface mode. Fix to VSSR level when not in use						
			Р	Panel Resolution selection pins					
				GM1	GM0	Resolution	Source gate	Window set (2ah 2bh)	
				0	0	128X128	S1-S384,	(0x00,0x7f)	
		(VDDI/VSSR)					G2-G129	(0x00,0x7f)	
	1			0	1	128X128	S1-S384,	(0x00,0x83)	
GM[1:0]			0	U	0 1	120/120	G2-G129	(0x00,0x83)	
Givi[1.0]				0	0 1	128X128	S1-S384,	(0x02,0x81)	
				"			G2-G129	(0x01,0x80)	
				1	0	128X160	S1-S384,	(0x00,0x83)	
							G2-G161	(0x00,0xa1)	
			-	4	0	4007/400	S1-S384,	(0x02,0x81)	
				1 0	128X160	G2-G161	(0x01,0xa0)		
				1	4	128X160	S1-S384,	(0x00,0x7f)	
				1	1	120/100	G2-G161	(0x00,0x9f)	
TE	0	MCU (VDDI/VSSR)	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command. When this pin is not activated, this pin is low. If not used, open this pin.						

Note.

- 1. If CSX is connected to VSSR in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.

LCD Driver Input/Output Pins						
Pin Name	1/0	D Type Descriptions				
S384~S1	0	Source	Source output signals Leave the pin to open when not in use.			
G161~G2	0	Gate	Gate output signals. Leave the pin to open when not in use.			
AVDD	0	OPEN	Power pad for analog circuit, A power supply pin for generating VREG			
VGH	VGH O F		Power supply for the gate driver. Adjust the VGH level with the VGHS[2:0] bits.			
VGL	0	Power	Power supply for the gate driver. Adjust the VGL level with the VGLS[2:0] bits.			



GC9107 Datasheet

VCL	0	Power	Power supply for VCOML. VCL=0~-VDD
VREG_TEST	0	OPEN	High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.
I VCOM I O I Power I		Power supply pad for the TFT-display counter electrode. Connect this pad to the TFT-display counter electrode.	

	Test Pins					
Pin Name	0	Type	Descriptions			
TEST	C	Open	These test pins for driver vender test used			
IEST	O	Open	Please leave these pins open			
OSC IN	- 1	Open	These test pins for driver vender test used			
OSC_IIV	I I Op		Please leave these pins open			
OSC TEST	OSC TEST O		These test pins for driver vender test used			
030_1231	O	Open	Please leave these pins open			
VREF2P0 TEST	C	Open	These test pins for driver vender test used			
VKEF2PU_1E31	F2P0_TEST O Open		Please leave this pin open			
DUMMY		Open	These pins are dummy.			
DOMINIT	-	Open	During normal operation, leave these pads open.			





Liquid crystal power supply specifications Table

No.	Item		Description
1	TFT Source Drive	er	384 pins (128*RGB)
2	TFT Gate Driver	•	160pins
3	TFT Display's Capacitor	Structure	Cst structure only (Cs on Common)
		S1~S384	V0~V63 grayscales
4	Liquid Crystal Drive Output	G2~G161	VGH-VGL
		VCOM	-2.50V ~ +4.50V
5	Input Voltage	IOVCC	+1.65V ~ +3.30V
5	Input Voltage	VCI	+2.50V ~ +3.30V
		VCOMH	+3.08V ~ +4.50V
6	Liquid Crystal Drive Voltages	VCOML	-2.50V ~ 0V
		VGH	+10.00V ~ +15.00V
		VGL	-13.00V ~ -7.50V



3.3. PAD coordinates

No	Pad	Χ	Υ
1	DUMMY	-4750	-216.5
2	DUMMY	-4700	-216.5
3	DUMMY	-4650	-216.5
4	DUMMY	-4600	-216.5
5	DUMMY	-4550	-216.5
6	DUMMY	-4500	-216.5
7	DUMMY	-4450	-216.5
8	DUMMY	-4400	-216.5
9	DUMMY	-4350	-216.5
10	DUMMY	-4300	-216.5
11	DUMMY	-4250	-216.5
12	DUMMY	-4200	-216.5
13	DUMMY	-4150	-216.5
14	DUMMY	-4100	-216.5
15	DUMMY	- 4 100	-216.5
16	DUMMY	-4000 -4000	-216.5 -216.5
17	DUMMY	- 4000 -3950	-216.5 -216.5
18	DUMMY	-3900	-216.5 -216.5
19	DUMMY		
		-3850	-216.5
20	DUMMY	-3800	-216.5
21	DUMMY	-3750	-216.5
22	DUMMY	-3700	-216.5
23	DUMMY	-3650	-216.5
24	DUMMY	-3600	-216.5
25	DUMMY	-3550	-216.5
26	DUMMY	-3500	-216.5
27	DUMMY	-3450	-216.5
28	DUMMY	-3400	-216.5
29	DUMMY	-3350	-216.5
30	DUMMY	-3300	-216.5
31	DUMMY	-3250	-216.5
32	DUMMY	-3200	-216.5
33	DUMMY	-3150	-216.5
34	DUMMY	-3100	-216.5
35	DUMMY	-3050	-216.5
36	DMY	-3000	-216.5
37	<u>GM<1></u>	-2950	-216.5
38	DMY	-2900	-216.5
39	GM<0>	-2850	-216.5
40	DMY	-2800	-216.5
41	DUMMY	-2750	-216.5
42	DUMMY	-2700	-216.5
43	SPI4W	-2650	-216.5
44	DMY	-2600	-216.5
45	OSC IN	-2550	-216.5
46	DMY	-2500	-216.5
47	DMY	-2450	-216.5
48	VDH	-2400	-216.5
49	DMY	-2350	-216.5
50	DMY	-2300	-216.5

NI.	D	V	W
No.	Pad	X	Υ
51	VDDA	-2250	-216.5
52	VDDA	-2200	-216.5
53	VDDA	-2150	-216.5
54	VDDA	-2100	-216.5
55	VDDA	-2050	-216.5
56	VDDA	-2000	-216.5
57	VSSA	-1950	-216.5
58	VSSA	-1900	-216.5
59	VSSA	-1850	-216.5
60	VSSA	-1800	-216.5
61	VSSA	-1750	-216.5
62	VSSA	-1700	-216.5
63	RDX	-1630	-216.5
64	DCX	-1570	-216.5
65	DUMMY	-1510	-216.5
66	DUMMY	-1450	-216.5
67	DUMMY	-1390	-216.5
68	DUMMY	-1330	
			-216.5
69	DUMMY	-1270	-216.5
70	DUMMY	-1210	-216.5
71	DUMMY	-1150	-216.5
72	DUMMY	-1090	-216.5
73	DUMMY	-1030	-216.5
74	DUMMY	-970	-216.5
75	DUMMY	-910	-216.5
76	DUMMY	-850	-216.5
77	D<1>	-790	-216.5
78	D<3>	-730	-216.5
79	D<5>	-670	-216.5
80	D<7>	-610	-216.5
81	TE	-550	-216.5
82	RESX	-490	-216.5
83	CSX	-430	-216.5
84	D<6>	-370	-216.5
85	D<4>	-310	-216.5
86	D<2>	-250	-216.5
87	IM	-190	-216.5
88	D<0>	-130	-216.5
89	WRX	-130 -70	-216.5 -216.5
90	DUMMY	0	-216.5
91	DUMMY	50	-216.5
92	DUMMY	100	-216.5
93	DUMMY	150	-216.5
94	DUMMY	200	-216.5
95	OSC TEST	250	-216.5
96	DUMMY	300	-216.5
97	VSSR	350	-216.5
98	VSSR	400	-216.5
99	VSSR	450	-216.5
100	VSSR	500	-216.5

No.	Pad	Χ	Υ
101	VSSR	550	-216.5
102	VSSR	600	-216.5
103	VDDI	650	-216.5
104	VDDI	700	-216.5
105	VDDI	750	-216.5
106	VDDI	800	-216.5
107	VDDI	850	-216.5
108	VDDI	900	-216.5
109	VPP	950	-216.5
110	VPP	1000	-216.5
111	VPP	1050	-216.5
112	VREF2P0 TEST	1100	-216.5
113	VREF2P0 TEST	1150	-216.5
114	VREF2P0 TEST	1200	-216.5
115	DVDD	1250	-216.5
116	DVDD	1300	-216.5
117	DVDD	1350	-216.5
118	TEST	1400	-216.5
119	TEST	1450	-216.5
120	AVDD	1500	-216.5
121	AVDD	1550	-216.5
122	AVDD	1600	-216.5
123	AVDD	1650	-216.5
124	AVDD	1700	-216.5
125	VREG TEST	1750	-216.5
126	VREG TEST	1800	-216.5
127	VREG TEST	1850	-216.5
128	DMY	1900	<u>-216.5</u>
129 130	DMY	1950	-216.5
131	DUMMY DUMMY	2000	-216.5 -216.5
132	DUMMY	2050 2100	-216.5 -216.5
133	DUMMY	2150	-216.5 -216.5
134	DUMMY	2200	-216.5 -216.5
135	DUMMY	2250	-216.5 -216.5
136	DUMMY	2300	-216.5 -216.5
137	DUMMY	2350	-216.5
138	DUMMY	2400	-216.5
139	DUMMY	2450	-216.5
140	DUMMY	2500	-216.5
141	DUMMY	2550	-216.5
142	DUMMY	2600	-216.5
143	DUMMY	2650	-216.5
144	DUMMY	2700	-216.5
145	DUMMY	2750	-216.5
146	VSSA	2800	-216.5
147	VSSA	2850	-216.5
148	VSSA	2900	-216.5
149	VCL	2950	-216.5
4.50	. (0)	0000	

3000 -216.5

VCL

150



No.	Pad	Х	Y
151	VCL	3050	-216.5
152	DUMMY	3100	-216.5
153	DUMMY	3150	-216.5
154	DUMMY	3200	-216.5
155	DUMMY	3250	-216.5
156	DUMMY	3300	-216.5
157	DUMMY	3350	-216.5
158	DUMMY	3400	-216.5
159	DUMMY	3450	-216.5
160	DUMMY	3500	-216.5
161	DMY	3550	-216.5
162	DMY	3600	-216.5
163	DMY	3650	-216.5
164	DMY	3700	-216.5
165	DMY	3750	-216.5
166	DMY	3800	-216.5
167	DMY	3850	-216.5
168	DMY	3900	-216.5
169	DMY	3950	-216.5
170	VGL	4000	-216.5
171	VGL	4050	-216.5
172	VGL	4100	-216.5
173	VGH	4150	-216.5
174	VGH	4200	-216.5
175	VGH	4250	-216.5
176	VCOMH	4300	-216.5
177	VCOMH	4350	-216.5
178	VCOMH	4400	-216.5
179	VCOML	4450	-216.5
180	VCOML	4500	-216.5
181	VCOML	4550	-216.5
182	VCOM	4600	-216.5
183	VCOM	4650	-216.5
184	VCOM	4700	-216.5 -216.5
185	DUMMY	4750	-216.5 -216.5
186	Dummy	4772	101
187	Dummy	4772	202
188	G<162>	4740	101
189	G<162>	4740	202
	G<150> G<158>		101
190	G<156>	4708	
191	G<156> G<154>	4692 4676	202
192		4676 4660	101
193	G<152>	4660	202
194	G<150>	4644	101
195	G<148>	4628	202
196	G<146>	4612	101
197	G<144>	4596	202
198	G<142>	4580	101
199	G<140>	4564	202
200	G<138>	4548	101

No.	Pad	Х	Υ		
201	G<136>	4532	202		
202	G<134>	4516	101		
203	G<132>	4500	202		
204	G<130>	4484	101		
205	G<128>	4468	202		
206	G<126>	4452	101		
207	G<124>	4436	202		
208	G<122>	4420	101		
209	G<120>	4404	202		
210	G<118>	4388	101		
211	G<116>	4372	202		
212	G<114>	4356	101		
213	G<112>	4340	202		
214	G<110>	4324	101		
215	G<108>	4308	202		
216	G<106>	4292	101		
217	G<104>	4276	202		
218	G<104>	4260	101		
219	G<100>	4244	202		
220	G<98>	4228	101		
221	G<96>	4212	202		
222	G<94>	4196	101		
223	G<92>	4180	202		
224	G<90>	4164	101		
225	G<88>	4148	202		
226	G<86>	4132	101		
227	G<84>	4116	202		
228	G<82>	4100	101		
229	G<80>	4084	202		
230	G<78>	4068	101		
231	G<76>	4052	202		
232	G<74>	4036	101		
233	G<72>	4020	202		
234	G<70>	4004	101		
235	G<68>	3988	202		
236	G<66>	3972	101		
237	G<64>	3956	202		
238	G<62>	3940	101		
239	G<60>	3924	202		
240	G<58>	3908	101		
241	G<56>	3892	202		
242	G<54>	3876	101		
243	G<52>	3860	202		
244	G<50>	3844	101		
245	G<48>	3828	202		
246	G<46>	3812	101		
247	G<44>	3796	202		
248	G<42>	3780	101		
249	G<42>	3764	202		
250	G<38>	3748	101		
200	U \UU/	<i>01</i> 70	101		

No.	Pad	Х	Υ
251	G<36>	3732	202
252	G<34>	3716	101
253	G<32>	3700	202
254	G<30>	3684	101
255	G<28>	3668	202
256	G<26>	3652	101
257	G<24>	3636	202
258	G<22>	3620	101
259	G<20>	3604	202
260	G<18>	3588	101
261	G<16>	3572	202
262	G<14>	3556	101
263	G<12>	3540	202
264	G<10>	3524	101
265	G<8>	3508	202
266	G<6>	3492	101
267	G<4>	3476	202
268	G<2>	3460	101
269	Dummy	3444	202
270	Dummy	3428	101
271	Dummy	3412	202
272	Dummv	3396	101
273	Dummy	3380	202
274	Dummy	3364	101
275	Dummy	3348	202
276	Dummy	3332	101
277	Dummy	3316	202
278	Dummy	3300	101
279	S<384>	3284	202
280	S<383>	3268	101
281	S<382>	3252	202
282	S<381>	3236	101
283	S<380>	3220	202
284	S<379>	3204	101
285	S<378>	3188	202
286	S<377>	3172	101
287	S<376>	3156	202
288	S<375>	3140	101
289	S<374>	3124	202
290	S<373>	3108	101
291	S<372>	3092	202
292	S<371>	3076	101
293	S<370>	3060	202
294	S<369>	3044	101
295	S<368>	3028	202
296	S<367>	3012	101
007	S<366>	2996	202
297	0<000>		
298	S<365>	2980	101
			101 202



No.	Pad	X	Υ	No.	Pad	Х	Υ	N	0.	Pad	Х	Υ
301	S<362>	2932	202	351	S<312>	2132	202	4	<u> </u>	S<262>	1332	202
302	S<361>	2916	101	352	S<311>	2116	101	4	02	S<261>	1316	101
303	S<360>	2900	202	353	S<310>	2100	202	4	03	S<260>	1300	202
304	S<359>	2884	101	354	S<309>	2084	101	4	04	S<259>	1284	101
305	S<358>	2868	202	355	S<308>	2068	202	4	05	S<258>	1268	202
306	S<357>	2852	101	356	S<307>	2052	101	4	06	S<257>	1252	101
307	S<356>	2836	202	357	S<306>	2036	202	4	07	S<256>	1236	202
308	S<355>	2820	101	358	S<305>	2020	101	4	36	S<255>	1220	101
309	S<354>	2804	202	359	S<304>	2004	202	4	9	S<254>	1204	202
310	S<353>	2788	101	360	S<303>	1988	101	4	10	S<253>	1188	101
311	S<352>	2772	202	361	S<302>	1972	202	4	11	S<252>	1172	202
312	S<351>	2756	101	362	S<301>	1956	101	4	12	S<251>	1156	101
313	S<350>	2740	202	363	S<300>	1940	202	4	13	S<250>	1140	202
314	S<349>	2724	101	364	S<299>	1924	101	4	14	S<249>	1124	101
315	S<348>	2708	202	365	S<298>	1908	202	4	15	S<248>	1108	202
316	S<347>	2692	101	366	S<297>	1892	101	4	16	S<247>	1092	101
317	S<346>	2676	202	367	S<296>	1876	202	4	17	S<246>	1076	202
318	S<345>	2660	101	368	S<295>	1860	101	4	18	S<245>	1060	101
319	S<344>	2644	202	369	S<294>	1844	202	4	19	S<244>	1044	202
320	S<343>	2628	101	370	S<293>	1828	101	4:	20	S<243>	1028	101
321	S<342>	2612	202	371	S<292>	1812	202	4:	21	S<242>	1012	202
322	S<341>	2596	101	372	S<291>	1796	101	4:	22	S<241>	996	101
323	S<340>	2580	202	373	S<290>	1780	202	4:	23	S<240>	980	202
324	S<339>	2564	101	374	S<289>	1764	101	4:	24	S<239>	964	101
325	S<338>	2548	202	375	S<288>	1748	202	4:	25	S<238>	948	202
326	S<337>	2532	101	376	S<287>	1732	101	4:	26	S<237>	932	101
327	S<336>	2516	202	377	S<286>	1716	202	4:	27	S<236>	916	202
328	S<335>	2500	101	378	S<285>	1700	101	4:	28	S<235>	900	101
329	S<334>	2484	202	379	S<284>	1684	202		29	S<234>	884	202
330	S<333>	2468	101	380	S<283>	1668	101		30	S<233>	868	101
331	S<332>	2452	202	381	S<282>	1652	202		31	S<232>	852	202
332	S<331>	2436	101	382	S<281>	1636	101		32	S<231>	836	101
333	S<330>	2420	202	383	S<280>	1620	202		33	S<230>	820	202
334	S<329>	2404	101	384	S<279>	1604	101		34	S<229>	804	101
335	S<328>	2388	202	385	S<278>	1588	202		35	S<228>	788	202
336	S<327>	2372	101	386	S<277>	1572	101		<u> 36</u>	S<227>	772	101
337	S<326>	2356	202	387	S<276>	1556	202		37	S<226>	756	202
338	S<325>	2340	101	388	S<275>	1540	101		38	S<225>	740	101
339	S<324>	2324	202	389	S<274>	1524	202		39	S<224>	724	202
340	S<323>	2308	101	390	S<273>	1508	101		40	S<223>	708	101
341	S<322>	2292	202	391	S<272>	1492	202		<u>41</u>	S<222>	692	202
342	S<321>	2276	101	392	S<271>	1476	101		42	S<221>	676	101
343	S<320>	2260	202	393	S<270>	1460	202		43 4.4	S<220>	660	202
344	S<319>	2244	101	394	S<269>	1444	101		<u>44</u>	S<219>	644	101
345	S<318>	2228	202	395	S<268>	1428	202		45 40	S<218>	628	202
346	S<317>	2212	101	396	S<267>	1412	101		46 47	S<217>	612	101
347	S<316>	2196	202	397	S<266>	1396	202		<u>47</u>	S<216>	596	202
348	S<315>	2180	101	398	S<265>	1380	101		48 40	S<215>	580	101
349	S<314>	2164	202	399	S<264>	1364	202		<u>49</u>	S<214>	564	202
350	S<313>	2148	101	400	S<263>	1348	101	4:	50	S<213>	548	101



No.	Pad	Х	Υ
452	S<211>	516	101
453	S<210>	500	202
454	S<209>	484	101
455	S<208>	468	202
456	S<207>	452	101
457	S<206>	436	202
458	S<205>	420	101
459	S<204>	404	202
460	S<203>	388	101
461	S<202>	372	202
462	S<201>	356	101
463	S<200>	340	202
464	S<199>	324	101
465	S<198>	308	202
466	S<197>	292	101
467	S<196>	276	202
468	S<195>	260	101
469	S<194>	244	202
470	S<193>	228	101
471	GAM TEST P	212	202
472	OTP TEST	-212	202
473	S<192>	-228	101
474	S<191>	-244	202
475	S<190>	-260	101
476	S<189>	-276	202
477	S<188>	-292	101
478	S<187>	-308	202
479	S<186>	-324	101
480	S<185>	-340	202
481	S<184>	-356	101
482	S<183>	-372	202
483	S<182>	-388	101
484	S<181>	-404	202
485	S<180>	-420	101
486	S<179>	-436	202
487	S<178>	-452	101
488	S<177>	-468	202
489	S<176>	-484	101
490	S<175>	-500	202
491	S<174>	-516	101
492	S<173>	-532	202
493	S<172>	-548	101
494	S<171>	-564	202
495	S<170>	-580	101
496	S<169>	-596	202
497	S<168>	-612	101
498	S<167>	-628	202
499	S<166>	-644	101
500	S<165>	-660	202
452	S<211>	516	101

No.	Pad	Х	Υ	No.
501	S<164>	-676	101	551
502	S<163>	-692	202	552
503	S<162>	-708	101	553
504	S<161>	-724	202	554
505	S<160>	-740	101	555
506	S<159>	-756	202	556
507	S<158>	-772	101	557
508	S<157>	-788	202	558
509	S<156>	-804	101	559
510	S<155>	-820	202	560
511	S<154>	-836	101	561
512	S<153>	-852	202	562
513	S<152>	-868	101	563
514	S<151>	-884	202	564
515	S<150>	-900	101	565
516	S<149>	-916	202	566
517	S<148>	-932	101	567
518	S<147>	-948	202	568
519	S<146>	-964	101	569
520	S<145>	- 904 -980	202	570
521	S<143>	-996	101	571
522	S<144>	- <u>1012</u>	202	572
523	S<143>	-1012	101	573
523 524	S<142>		202	
		-1044 1060		574
525	S<140>	-1060	101	575
526	S<139>	-1076	202	576
527	S<138>	-1092	101	577
528	S<137>	-1108	202	578
529	S<136>	-1124	101	579
530	S<135>	-1140	202	580
531	S<134>	-11 <u>56</u>	101	581
532	S<133>	<u>-1172</u>	202	582
533	S<132>	-1188	101	583
534	S<131>	-1204	202	584
535	S<130>	-1220	101	585
536	S<129>	-1236	202	586
537	S<128>	-1252	101	587
538	S<127>	-1268	202	588
539	S<126>	-1284	101	589
540	S<125>	-1300	202	590
541	S<124>	-1316	101	591
542	S<123>	-1332	202	592
543	S<122>	-1348	101	593
544	S<121>	-1364	202	594
545	S<120>	-1380	101	595
546	S<119>	-1396	202	596
547	S<118>	-1412	101	597
548	S<117>	-1428	202	598
E 10	C 41165	1111	101	599
549	S<116>	-1444	101	599

No.	Pad	Х	Υ
551	S<114>	-1476	101
552	S<113>	-1492	202
553	S<112>	-1508	101
554	S<111>	-1524	202
555	S<110>	-1540	101
556	S<109>	-1556	202
557	S<108>	-1572	101
558	S<107>	-1588	202
559	S<106>	-1604	101
560	S<105>	-1620	202
561	S<104>	-1636	101
562	S<103>	-1652	202
563	S<102>	-1668	101
564	S<101>	-1684	202
565	S<100>	-1700	101
566	S<99>	-1716	202
567	S<98>	-1732	101
568	S<97>	-1748	202
569	S<96>	-1764	101
570	S<95>	-1780	202
571	S<94>	-1796	101
572	S<93>	-1812	202
573	S<92>	-1828	101
574	S<91>	-1844	202
575	S<90>	-1860	101
576	S<89>	-1876	202
577	S<88>	-1892	101
578	S<87>	-1908	202
579	S<86>	-1924	101
580	S<85>	-1940	202
581	S<84>	-1956	101
582	S<83>	-1972	202
583	S<82>	-1988	101
584	S<81>	-2004	202
585	S<80>	-2020	101
586	S<79>	-2036	202
587	S<78>	-2052	101
588	S<77>	-2068	202
589	S<76>	-2084	101
590	S<75>	-2100	202
591	S<74>	-2116	101
592	S<73>	-2132	202
593	S<72>	-2148	101
594	S<71>	-2164	202
595	S<70>	-2180	101
596	S<69>	-2196	202
597	S<68>	-2212	101
598	S<67>	-2228	202
599	S<66>	-2244	101

S<65>




No.	Pad	X	Υ		No.	Pad	Χ	Υ	No.	Pad	Χ	Υ
601	S<64>	-2276	101		651	S<14>	-3076	101	701	G<53>	-3876	101
602	S<63>	-2292	202		652	S<13>	-3092	202	702	G<55>	-3892	202
603	S<62>	-2308	101		653	S<12>	-3108	101	703	G<57>	-3908	101
604	S<61>	-2324	202		654	S<11>	-3124	202	704	G<59>	-3924	202
605	S<60>	-2340	101		655	S<10>	-3140	101	705	G<61>	-3940	101
606	S<59>	-2356	202		656	S<9>	-3156	202	706	G<63>	-3956	202
607	S<58>	-2372	101		657	S<8>	-3172	101	707	G<65>	-3972	101
608	S<57>	-2388	202		658	S<7>	-3188	202	708	G<67>	-3988	202
609	S<56>	-2404	101		659	S<6>	-3204	101	709	G<69>	-4004	101
610	S<55>	-2420	202		660	S<5>	-3220	202	710	G<71>	-4020	202
611	S<54>	-2436	101		661	S<4>	-3236	101	711	G<73>	-4036	101
612	S<53>	-2452	202		662	S<3>	-3252	202	712	G<75>	-4052	202
613	S<52>	-2468	101		663	S<2>	-3268	101	713	G<77>	-4068	101
614	S<51>	-2484	202		664	S<1>	-3284	202	714	G<79>	-4084	202
615	S<50>	-2500	101		665	Dummv	-3300	101	715	G<81>	-4100	101
616	S<49>	-2516	202		666	Dummv	-3316	202	716	G<83>	-4116	202
617	S<48>	-2532	101		667	Dummv	-3332	101	717	G<85>	-4132	101
618	S<47>	-2548	202		668	Dummy	-3348	202	718	G<87>	-4148	202
619	S<46>	-2564	101		669	Dummv	-3364	101	719	G<89>	-4164	101
620	S<45>	-2580	202		670	Dummv	-3380	202	720	G<91>	-4180	202
621	S<44>	-2596	101		671	Dummv	-3396	101	721	G<93>	-4196	101
622	S<43>	-2612	202		672	Dummv	-3412	202	722	G<95>	-4212	202
623	S<42>	-2628	101		673	Dummy	-3428	101	723	G<97>	-4228	101
624	S<41>	-2644	202		674	Dummv	-3444	202	724	G<99>	-4244	202
625	S<40>	-2660	101		675	G<1>	-3460	101	725	G<101>	-4260	101
626	S<39>	-2676	202		676	G<3>	-3476	202	726	G<103>	-4276	202
627	S<38>	-2692	101		677	G<5>	-3492	101	727	G<105>	-4292	101
628	S<37>	-2708	202		678	G<7>	-3508	202	728	G<107>	-4308	202
629	S<36>	-2724	101		679	G<9>	-3524	101	729	G<109>	-4324	101
630	S<35>	-2740	202		680	G<11>	-3540	202	730	G<111>	-4340	202
631	S<34>	-2756	101		681	G<13>	-3556	101	731	G<113>	-4356	101
632	S<33>	-2772	202		682	G<15>	-3572	202	732	G<115>	-4372	202
633	S<32>	-2788	101		683	G<17>	-3588	101	733	G<117>	-4388	101
634	S<31>	-2804	202		684	G<19>	-3604	202	734	G<119>	-4404	202
635	S<30>	-2820	101		685	G<21>	-3620	101	735	G<121>	-4420	101
636	S<29>	-2836	202		686	G<23>	-3636	202	736	G<123>	-4436	202
637	S<28>	-2852	101		687	G<25>	-3652	101	737	G<125>	-4452	101
638	S<27>	-2868	202		688	G<27>	-3668	202	738		-4468	202
639	S<26>	-2884	101		689	G<29>	-3684	101	739	G<129>	-4484	101
640	S<25>	-2900	202		690	G<31>	-3700	202	740	G<131>	-4500	202
641	S<24>	-2916	101		691	G<33>	-3716	101	741	G<133>	-4516	101
642	S<23>	-2932	202		692	G<35>	-3732	202	742	G<135>	-4532	202
643	S<22>	-2948	101		693	G<37>	-3748	101	743		-4548	101
644	S<21>	-2964	202	1	694	G<39>	-3764	202	744		-4564	202
645	S<20>	-2980	101	1	695	G<41>	-3780	101	745		-4580	101
646	S<19>	-2996	202	1	696	G<43>	-3796	202	746	G<143>	-4596	202
647	S<18>	-3012	101	1	697	G<45>	-3812	101	747	G<145>	-4612	101
648	S<17>	-3028	202		698	G<47>	-3828	202	748	G<147>	-4628	202
649	S<16>	-3044	101		699	G<49>	-3844	101	749		-4644	101
650	S<15>	-3060	202		700	G<51>	-3860	202	750		-4660	202




No.	Pad	Χ	Υ
751	G<153>	-4676	101
752	G<155>	-4692	202
753	G<157>	-4708	101
754	G<159>	-4724	202
755	G<161>	-4740	101
756	Dummy	-4756	202
757	Dummy	-4772	101











4. Interface setting

4.1. MCU interfaces

GC9107 provides the 8-bit parallel system interface for 8080, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [2] and the bit formal per pixel color order is selected by IFPF [2:0] bits of 3Ah register.

4.1.1. MCU interface selection

The selection of interface is done by setting external pins SPI4W, IM, as shown in the following table.

SPI4W	IM MCU-Interface Mode			Pins in use	
SP14VV IIV		MCU-Interface Mode	Register/Content	GRAM	
Х	1	8080 MCU 8-bit bus interface	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX	
0	0	serial interface 3 line	SCL,SDA,CSX		
1	0	serial interface 4 line	SCL,SDA,CSX,RS		

4.1.2.8080 Series Parallel Interface

GC9107 can be accessed via 8-bit MCU 8080 series parallel interface. The chip select CSX (active low) is used to enable or disable GC9107 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D [7:0] is parallel data bus.

GC9107 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [7:0] bits are display RAM data or command's parameters. When D/CX='0', D [7:0] bits are commands.

The 8080 series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080 Interface selection is done when P68 pin is low state (VSSR level). The selection of 8080 series parallel interface is shown as the table in the following.


SPI4W	IM	MPU-interface	CSX	WRX	RDX	D/CX	Function		
Х	1	8-bit parallel	"L"	ſſ	"H"	"L"	Write command code.		
			"L"	"H"	1	"H"	Read internal status.		
			"L"		"LI"	"H"	Write parameter or display		
					П		data.		
			"L"	"H"	<u>_</u>	"H"	Reads parameter or display		
							data.		




4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080 MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)







4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080 MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



4.1.5. Serial Interface

The selection of interface is done by IM bit. Please refer to the Table in the following.


IM	SPI4W	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	0	3-line serial interface	"L"	-	Ţ	Read/Write command, parameter or display data.
0	1	4-line serial interface	"L"	"H/L"		Read/Write command, parameter or display data.

GC9107 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9107. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (D0/SDA). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (D0/SDA) for data transmission. The data bus (D [7:1]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.


4.1.6. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9107. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command),or command register as parameter.


Any instruction can be sent in any order to GC9107 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.







Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9107 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.








4.1.7. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9107. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9107 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol











4-wire Serial Interface Protocol









4.1.8. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.






4.1.9. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9107 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.


This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter






4.1.10. Serial Interface Pause



4.1.11. Parallel Interface Pause



4.1.12. Data Transfer Mode

GC9107 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

4.1.13. Data Transfer Method 1


The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.





4.1.14. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.



Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces. Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.




4.2. Display Data Format

GC9107 supplies 8-bit parallel MCU interface with 8080 series, 3-/4-line serial interface. The parallel MCU interface and serial interface mode can be selected by external pins IM and SPI4W.


4.2.1.3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9107 can be used by setting external pin as IM to "0" and SPI4W to "0". The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for three color depths supported by the LCM listed below.


- -4k color, RGB 4, 4, 4, -bits input
- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.



Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when IFPF [2:0] bits of 3Ah register are set to "011".




- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care -Can be set "0" or "1".



One pixel (3 sub-pixels) display data is sent by 2 byte transfers when IFPF [2:0] bits of 3Ah register are set to "101".

- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care -Can be set "0" or "1".




One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when IFPF [2:0] bits of 3Ah register are set to "110".

- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care Can be set "0" or "1".




4.2.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9107 can be used by setting external pin as IM to "0" and SPI4W to "1". The shown figure is the example of 4-line SPI interface.



In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -4Kk color, RGB 4, 4, 4 -bits input.
- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.



Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when IFPF [2:0] bits of 3Ah register are set to "011".


- Note 1: The pixel data with 12-bit color depth information.
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care -Can be set "0" or "1".





One pixel (3 sub-pixels) display data is sent by 2 byte transfers when IFPF [2:0] bits of 3Ah register are set to "101".

- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care -Can be set "0" or "1".




One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when IFPF [2:0] bits of 3Ah register are set to "110".

- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= don't care -Can be set "0" or "1".



4.2.3.8-bit Parallel MCU Interface

The 8-bit parallel bus interface of GC9107 can be used by setting external pin as IM [2:0] to "000". The following shown figure is the example of interface with 8-bits MCU system interface.



Different display data formats are available for three color depths supported by listed below.

- 4K-Color, RGB 4, 4, 4, -bits input data.
- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

4K color: 12-bit/pixel (RGB 4-4-4 bits input)

Two pixel (3 sub-pixels) display data is sent by 3 byte transfers when IFPF [2:0] bits of 3Ah register are set to "011".

Count	0	1	2	3	4	5	6	
D/CX	0	1	1	1	1	1	1	
D7	C7	0R3	0B3	1G3	2R4	2R3	3 G 3	
D6	C6	0R2	0B2	1G2	2R3	2R2	3G2	
D5	C5	0R1	0B1	1G1	2R2	2R1	3G1	
D4	C4	0R0	0B0	1G0	2R1	2R0	3G0	
D3	C3	0G3	1R3	1B3	2G3	3R3	3B3	
D2	C2	0G2	1R2	1B2	2G2	3R2	3B2	
D1	C1	0G1	1R1	1B1	2G1	3R1	3B1	
D0	C0	0G0	1R0	1B0	2G0	3R0	3B0	



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when IFPF [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	
D/CX	0	1	1	1	1	
D7	C7	0R4	0G2	1R4	1G2	
D6	C6	0R3	0G1	1R3	1G1	
D5	C5	0R2	0G0	1R2	1G0	
D4	C4	0R1	0B4	1R1	1B4	
D3	C3	0R0	0B3	1R0	1B3	
D2	C2	0G5	0B2	1G5	1B2	
D1	C1	0G4	0B1	1G4	1B1	
D0	C0	0G3		1G3	1B0	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when IFPF [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	4	5	6	
D/CX	0	1	1	1	1	1	1	
D7	C7	0R5	0G5	0B5	1R5	1G5	1B5	
D6	C6	0R4	0G4	0B4	1R4	1G4	1B4	
D5	C5	0R3	0G3	0B3	1R3	1G3	1B3	
D4	C4	0R2	0G2	0B2	1R2	1G2	1B2	
D3	C3	0R1	0G1	0B1	1R1	1G1	1B1	
D2	C2	0R0	0G0	0B0	1R0	1G0	1B0	
D1	C1							•••
D0	C0							



5. Function Description

5.1. Display data GRAM mapping

5.1.1.128RGBx128 resolution (GM = "01")

				Pixel 1			Pixel 2			I	Pixel 12	7		Pixel 12	8		
						4	Î	-		_			4	Î		•	
Gate Out	Source	ce Out	S1	S2	S 3	S4	S5	S6	•••••	S379	S380	S381	S382	S383	S384		
l .			0,,,	· ,		0=	\ .			0=	· ,		= 0	ر <u>ب</u>			
		RA					RGB	> <	KGB.	RGB	> <	. GB		A			
	MY= '0'	MY= '1'	↓ ~▲		` <u>``</u> `` <u>`</u>	¥™≜́				_		_ *	* ^		<u> </u>	ML= '0'	ML= '1'
2	0	127	R0	G0	В0	R1	G1	B1		R127	G127	B127	R128	G128	B128	0	127
3	1	126							•••••							1	126
4	2	125														2	125
5	3	124							•••••							3	124
6	4	123														4	123
7	5	122							•••••							5	122
8	6	121														6	121
9	7	120														7	120
			- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	- 1		- 1
			- 1	- 1				- 1		- 1		- 1	-	- 1	- 1		
			- 1	1	_	_	_	- 1	_	_		_	_	- 1	- 1		
		1		-	_	_	_		_	_	_	_	_				
		1		1	- 1	_		-	_	- 1		- 1	- 1	_	_		
122	120	7							•••••							120	7
123	121	6							•••••							121	6
124	122	5														122	5
125	123	4														123	4
126	124	3														124	3
127	125	2														125	2
128	126	1														126	1
129	127	0														127	0
	G.	MX= '0'		0			1				126			127			,
	CA	MX= '1'		127			126				1			0			

Note

RA = Row Address

 $CA = Col\ Address$

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command



5.1.2.128RGBx160 resolution (GM = "11")

				Pixel 1			Pixel 2			Ī	Pixel 12	7	1	Pixel 12	8		
				Î		_	Î	•		4	Î		4	Î	•		
Gate Out	Source	e Out	S1	S2	S3	S4	S5	S6	•••••	S379	S380	S381	S382	S383	S384		
			-HII N. Z IIII II N. Z III-			0,,		<u>-</u>	0```	. .							
		A	Mg RgB	\times	RGB = 1	RGB	> <	. KGB		l l g	> <	RGB	RGB	> <	¥. RGB		A
	MY= '0'	MY= '1'	↓ ~ ▲ ′		<u>,</u> *▼≂↑	↓ ≃ ∡ .′		<u>`</u> *∝∱		↓ ~▲		_ *	↓ ≃▲′		. ≯ ∾↑	ML= '0'	ML= '1'
2	0	159	R0	G0	В0	R1	G1	B1		R126	G126	B126	R127	G127	B127	0	159
3	1	158														1	158
4	2	157														2	157
5	3	156														3	156
6	4	155														4	155
7	5	154														5	154
8	6	153							•••••							6	153
9	7	152							•••••							7	152
		1	- 1	- 1	-1	- 1	_		- 1	- 1	-	_	-	-	- 1		1
		I	- 1	- 1	-1	- 1	-1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	-1		I
			-1	-1	- 1	- 1	_	_	- 1	- 1	_	_	_	_			
			-		- 1	-	_		-	_	_	_	- 1	_	- 1		
			- 1	-1	-1	- 1	_		- 1	-1	_		_	-	- 1		
154	152	7							•••••							152	7
155	153	6														153	6
156	154	5														154	5
157	155	4														155	4
158	156	3														156	3
159	157	2														157	2
160	158	1														158	1
161	159	0														159	0
	CA	MX= '0' 0		1			126		127				•				
	CA	MX= '1'		127			126				1			0			

Note

RA = Row Address

CA = Col Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command




5.2. Address Counter (AC) of GRAM

The GC9107 contains an address counter (AC) which assigns address for writing/reading pixel data to/from GRAM. The address pointers set the position of GRAM. Every time when a pixel data is written into the GRAM, the X address or Y address of AC will be automatically increased by 1 (or decreased by 1), which is decided by the register (MV, MX and MY bits) setting.

To simplify the address control of GRAM access, the window address function allows for writing data only to a window area of GRAM specified by registers. After data being written to the GRAM, the AC will be increased or decreased within setting window address-range which is specified by the (start: **SC**, end: **EC**) and the (start: **SP**, end: **EP**). Therefore, the data can be written consecutively without thinking a data wrap by those bit function.


Image data sending order from host and data stream update as shown in the following figure



The data is written in the order illustrated above. The counter which dictates where in the physical memory the data is to be written is controlled by **MV**, **MX** and **MY** bits setting

Image data writing control:





For each image orientation, the controls for the column and page counters apply as below:

condition	Column Counter	Page Counter
When RAMWR/RAMRD command is accepted	Return to "Start Column"	Return to "Start Page"
Complete Pixel Pair Write/Read action	Increment by 1	No change
The Column counter value is larger than "End column."	Return to "Start Column"	Increment by 1
The Page counter value is larger than "End page".	Return to "Start column"	Return to "Start Page"



5.2.1.128RGBx160 (GM == '11')

CASET and PASET control for physical column/page pointers:

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (161 - Physical Page Pointer)
0	1	0	Direct to (127 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (127 - Physical Column Pointer)	Direct to (161 - Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (161 - Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (127 - Physical Column Pointer)
1	1	1	Direct to (161 - Physical Page Pointer)	Direct to (127 - Physical Column Pointer)



5.2.2.128RGBx128 (GM == '01')

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (127 - Physical Page Pointer)
0	1	0	Direct to (127 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (127 - Physical Column Pointer)	Direct to (127 - Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (127 - Physical Page Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Page Pointer	Direct to (127 - Physical Column Pointer)
1	1	1	Direct to (127 - Physical Page Pointer)	Direct to (127 - Physical Column Pointer)



5.2.3. Frame Data Write Direction

The following figure depicts the GRAM address update method with MV, MX and MY bit setting.

Display data direction	MV	MX	MY	Image in the Host	Image in the Driver (GRAM)
normal	0	0	0	S	H/W position (0,0) X/Y address (0,0)
Y-invert	0	0	1	S	AI/W position (0,0) X/Y address (0,0)
X-ivert	0	1	0	S	M/W position (0,0) X/Y address (0,0)
Y-invert X-invert	0	1	1	5	H/W position (0,0)
X-Y exchange	1	0	0	5	X/Y address (0,0)
X-Y exchange Y-invert	1	0	1	5 	H/W position (0,0)
X-Y exchange X-invert	1	1	0	S	H/W position (0,0)



X-Y exchange Y-invert X-invert	1 1	1	S E	(0,0) X/Y address (0,0)	
---	-----	---	-----	--------------------------	--




5.3. GRAM to display address mapping

GC9107 supports three kinds of display mode: one is Normal Display Mode, one is the other is Partial Display Mode, and Scrolling Display Mode.

5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 007fh and page pointer is 0000h to 009fh is displayed.


To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)



Example1:


- (1) Partial mode on (setting 12h)
- (2) SR [15:0] ='20d', ER [15:0] ='50d', MADCTL's **B4(ML)= '0'**.





Example2:


- (1) Partial mode on (setting 12h)
- (2) SR [15:0] ='20d', ER [15:0] ='50d', MADCTL's **B4(ML)= '1'**.



5.3.2. Vertical scroll display mode


When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **SSA** bits (R37h).






When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =160. In this case, scrolling is applied as shown below.

Example 1.TFA='2d', VSA='160d', BFA='0d', SSA='3d' (SS='0', GS='0') Memory map of vertical scrolling 1:




Example 2.TFA='2d', VSA='158d', BFA='2d', SSA='3d' (SS='0', GS='0') Memory map of vertical scrolling 2:





Example 3.TFA='2d', VSA='158d', BFA='2d', SSA='4d' (SS='0', GS='0') Memory map of vertical scrolling 3:



Vertical scroll example


There are 2 types of vertical scrolling, which are determined by the **TFA**, **VSA**, **BFA** bits and **SSA** bits Case 1: TFA + VSA + BFA ≠ '160d'

N/A: Do not set TFA + VSA + BFA ≠ '160d'. In that case, unexpected picture will be shown.

Case 2: TFA + VSA + BFA = '160d' (Scrolling)

Example (1) When TFA='0d', VSA='160d', BFA='0d' and SSA1='40d' & SSA2='100d' (SS='0', GS='0')








5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory writing when displaying video images.

5.4.1. Tearing effect line modes

Mode 1, The Tearing Effect Output signal consists of V-Blanking Information only:




 T_{line} is the display time of every line

 $TVdh=(181-128)^*T_{line}$ when GM[1:0]=01, $TVdh=(181-160)^*T_{line}$ when GM[1:0]=11.

 $TVdI=128^*T_{line}$ when GM[1:0]=01, $TVdI=160^*T_{line}$ when GM[1:0]=11.

5.4.2. Tearing effect line timing

The Tearing Effect signal is described below.






Idle Mode Off (Frame Rate = 60 Hz)

Symbol	Parameter		Spec.		Description
Syllibol	Farailletei	Min.	Max.	Unit	Description
tvdl	Vertical Timing Low Duration	TBD	-	ms	-
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low Duration	TBD	-	us	-
thdh	Horizontal Timing High Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = 60 Hz) ,The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.

5.5. Source driver

The GC9107 contains a 384 channels of source driver (S1~S384) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 384 channels and generates corresponding gray scale voltage output, which can realize a 262K colors display simultaneously.

Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

5.6. Gate driver


The GC9107 contains a 160 gate channels of gate driver (G2~G161) which is used for driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.



5.7. LCD power generation circuit

5.7.1. Power supply circuit

The power circuit of GC9107 is used to generate supply voltages for LCD panel driving.




Block diagram of GC9107 power circuit

GC9107 Datasheet V1.2 54 / 144



5.7.2. LCD power generation scheme

The boost voltage generated is shown as below.




LCD power generation scheme




5.8. Gamma Correction

GC9107 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 32 registers determining 16 reference grayscale levels, whitch make GC9107 available with liquid crystal panels of various characteristics.




Grayscale Voltage Generation





Relationship between Source Output and VCOM





5.9. Power Level Definition

5.9.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

- 3. Normal Mode On (full display), Idle Mode On, Sleep Out.
 In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.
 - In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.


6. Power Off Mode.

In this mode, both VDD and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



5.9.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.



6. Command

6.1. Command List

6.1.1. USER REG

			Re	egulati	ve Con	nmand	Set					
Command	D/C	RD	WR	D7	DC	DE	D4	Da	Da	D4	Do	ПЕХ
Function	X	X	X	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Dood	0	1	1	0	0	0	0	0	1	0	0	04
Read Manufactory	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	XX
Programming	1	1	1			N	/lan_ID	1_1[7:0)]			00
Identification	1	1	1		Man_ID1_2[7:0]							
Identinoution	1	1	1			N	/lan_ID	1_3[7:0)]			07
	0	1	1	0	0	0	0	1	0	0	1	09
	1	1	1	X	Х	Х	X	Х	Х	Х	Χ	XX
	1	1	1	BST ON	MY	MX	MV	ML	BG R	0	0	00
Read Display Status	1	↑	1	0	IFPF[2:0]			IDM ON	PTL ON	SLP OU T	NO RO N	61
	1	1	1	0	0	INV ON	0	0	DIS ON	TE ON	0	00
	1	1	1	0	0	TE M	0	0	0	0	0	00
	0	1	↑	0	0	0	0	1	0	1	0	0A
Read Display	1	1	1	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	XX
Power Mode	1	↑	1	BST ON	IDM ON	PTL ON	SLP ON	NO RO N	DIS PO N	0	0	08
	0	1	↑	0	0	0	0	1	0	1	1	0B
Read Display	1	1	1	Х	Х	Х	Х	Х	Х	Х	Χ	XX
MADCTL	1	1	1	MY	MX	MV	ML	BR G	0	0	0	00
Dood Diamin	0	1	1	0	0	0	0	1	1	0	0	0C
Read Display Pixel Format	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	XX
Fixer Format	1	1	1	0	0	0	0	0	IF	PF [2:0	0]	06
Read Display	0	1	1	0	0	0	0	1	1	0	1	0D
Image Form	1	1	1	X	Χ	Χ	X	Χ	Χ	Χ	Χ	XX



GC9107 Datasheet

GC9107 Datasheet													
	1	↑	1	VSS ON	0	NO NO	0	0	0	0	0	00	
	0	1	1	0	0	0	0	1	1	1	0	0E	
Read Display	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	XX	
Signal Mode	1	1	1	TE ON	TE M	0	0	0	0	0	0	00	
Read Display	0	1	1	0	0	0	0	1	1	1	1	0F	
Self-Diagnostic	1	↑	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	XX	
Result	1	↑	1	1	1	1	1	0	0	0	0	F0	
Sleep In	0	1	↑	0	0	0	1	0	0	0	0	10	
Sleep OUT	0	1	↑	0	0	0	1	0	0	0	1	11	
Partial Mode ON	0	1	1	0	0	0	1	0	0	1	0	12	
Normal Display Mode ON	0	1	↑	0	0	0	1	0	0	1	1	13	
Display Inversion OFF	0	1	↑	0	0	1	0	0	0	0	0	20	
Display Inversion ON	0	1	↑	0	0	1	0	0	0	0	1	21	
Display OFF	0	1	↑	0	0	1	0	1	0	0	0	28	
Display ON	0	1 ↑ 0 0 1 0 0 1								29			
	0	1	↑	0	0	1	0	1	0	1	0	2A	
Column	1	1	↑				SC[15:8]				-	
Address Set	1	1	1				SC[7:0]				-	
Address det	1	1	1				EC[15:8]				-	
	1	1	1				EC[7:0]				-	
	0	1	1	0	0	1	0	1	0	1	1	2B	
Page Address	1	1	1				SP[1	[5:8]				-	
Set	1	1	1				SP[7:0]				-	
001	1	1	1				EP[1	[5:8]				-	
	1	1	1					7:0]	1	r	r	-	
	0	1	1	0	0	1	0	1	1	0	0	2C	
Memory Write	1	1	↑	D[1 7:0]								XX	
	0	1	1	0	0	1	1	0	0	0	0	30	
	1	1	1				SR[′					00	
Partial Area	1	1	1				SR[7:0]				00	
	1	1	1				ER[′	15:8]				00	
	1	1	↑				ER[7:0]		ı	T	A1	
	0	1	1	0	0	1	1	0	0	1	1	33	
Vertical	1	1	1				TFA[00	
Scrolling	1	1	1				TFA					00	
Definition	1	1	1				VSA[00	
	1	1	↑				VSA	[7:0]				A2	



GC9107 Datasheet

GC9107 Datasneet														
	1	1	1											
	1	1	1				BFA	[7:0]				00		
Tearing Effect Line OFF	0	1	1	0	0	1	1	0	1	0	0	34		
Tearing Effect	0	1	1	0	0	1	1	0	1	0	1	35		
Line ON	1	1	1	0	0	0	0	0	0	0	М	00		
M	0	1	1	0	0	1	1	0	1	1	0	36		
Memory Access Control	1	1	1	MY	MX	MV	ML	BG R	0	0	0	00		
Vertical	0	1	↑	0	0	1	1	0	1	1	1	37		
Scrolling Start	1	1	↑				0	0				00		
Address	1	1	↑				SSA	[7:0]				00		
Idle Mode OFF	0	1	↑	0	0	1	1	1	0	0	0	38		
Idle Mode ON	0	1	↑	0	0	1	1	1	0	0	1	39		
Pixel Format Set	0	1	↑	0	0	1	1	1	0	1	0	ЗА		
Fixei Format Set	1	1	↑	0	0	0	0	0	II	FPF[2:0	0]	06		
TEST Scanline	0	1	1	0	1	0	0	0	1	0	0	44		
Set	1	1	↑				SCNI	L[7:0]				00		
TEST Scanline	0	1	↑	0	1	0	0	0	1	0	1	45		
Get	1	1	1				SCNI	L[7:0]				00		
Customized	0	1	↑	1	1	0	1	0	0	1	1	D3		
	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	XX		
display identification	1	1	1			Cust	omized	_I_ID1_1	[7:0]			XX		
information	1	1	1			Cust	omized	_I_ID1_2	2[7:0]			XX		
mormation	1	1	1			Cust	omized	_I_ID1_3	3[7:0]			XX		
	0	1	↑	1	1	0	1	1	0	1	0	DA		
Read ID1	1	1	1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	XX		
	1	1	1			N	/lan_ID	1_1[7:0)]			00		
	0	1	1	1	1	0	1	1	0	1	1	DB		
Read ID2	1	1	1	Χ	Χ	Χ	Χ	Χ	Х	Х	Х	XX		
	1	1	1			N	/lan_ID	1_2[7:0)]			91		
	0	1	1	1	1	0	1	1	1	0	0	DC		
Read ID3	1	1	1	Х	Χ	Χ	Χ	Χ	Χ	X	Х	XX		
	1	1	1			N	/lan_ID	1_3[7:0)]	0 0 0 0 1 0 1 0 IFPF[2:0] 1 0 0 1 1 1 (X X X X X X X X X X X X X X X X	07			



6.1.2. INTER REG

Command D/C RD WR D7 D6 D5 D4 D3 D4 D0 UEV														
Command Function	D/C X	RD X	WR X	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Inter register enable 1	0	1	1	1	1	1	1	1	1	1	0	FE		
Inter register enable 2	0	1	†	1	1	1	0	1	1	1	1	EF		
Complement	0	1	1	1	0	1	0	1	1	0	0	AC		
Principle of RGB 5, 6, 5	1	1	1	epf[1:0]	0	0	0	0	0	0	C0		
Dianking Darah	0	1	1	1	0	1	0	1	1	0	1	AD		
Blanking Porch Control	1	1	1	0			f	p[6:0]	•			12		
Control	1	1	1	0			b	p[6:0]				0A		
Display Inversion	0	1	1	1	0	1	1	0	1	0	0	СВ		
Control	1	1	1	0	0	0	0	0	in	02				
	0	1	1	1	1	1	0	0	0	1	1	E3		
AVDD_VCL_CLK	1	1	1	0	AVDI	D_CLK_ :0>	AD<2	0	VCL_	_CLK_ <i>A</i> 0>	\D<2:	22		
VCH VCL CLK	0	1	1	1	1 1 0		1	0 1 0			EA			
VGH_VGL_CLK	1	1	1	V	GH_CL	K_DIV [[3:0]	VGL_CLK_DIV [3:0]			94			
FDC	0	1	1	1	0	1	0	1	0	0	0	A8		
FRS	1	1	1	0			R'	TN[6:0	0]			16		
VDEC CTI	0	1	1	1	1	1	0	0	1	1	1	E7		
VREG CTL	1	1	1	0			VRE	G_AD	[6:0]			50		
VGH_SET	0	1	1	1	1	1	0	1	0	0	0	E8		
VGII_SEI	1	1	↑	0	0	1	0	0	D2A	_VGHS	[2:0]	23		
VGL_SET	0	1	1	1	1	1	0	1	0	0	1	E9		
VGL_GL1	1	1	1	0	0	1	0	0	D2A	_VGLS	[2:0]	43		
	0	1	1	1	1	1	0	0	0	1	0	E2		
AVDD_VCL_SET	1	1	1	0	1	1	0	1	1	0	1	6D		
AVDD_VOL_GET	1	1	1	0	1	1	0	1	1	1	0	6E		
	1	1	1	0	AVI	DD_AD	[2:0]	0	VC	L_AD [2:0]	45		



Command Function	D/C X	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	0	1	<u></u>	1	1	1	1	0	0	0	0	F0
	1	1	1	0	0		•	vr2_	n[5:0]		•	03
	1	1	1	0			vr2	20_n[6	5:0]			2E
	1	1	↑	0	0	vr:	36_n[2	2:0]	vr	27_n[2:	0]	2C
	1	1	1	0			Vr4	43_n[6	5:0]			3F
	1	1	1		vr50_r	1[3:0]			vr13_	_n[3:0]		C8
	1	1	1	0	0			vr61_	_n[5:0]			14
SET_GAMMA0	1	1	1	0	0			vr62	_n[5:0]			18
	1	1	1	j0_r	[1:0]	j1_n	[1:0]		vr0_	n[3:0]		60
	1	1	1	0	0		1	vr1_	n[5:0]			00
	1	1	1	0	0	0		V	r4_n[4	:0]		08
	1	1	1	0	0	0 vr6_n[4:0]						0D
	1	1	1	0	0	0			57_n[4			18
	1	1	1	0	0	0		vr	59_n[4	1:0]		14
	1	1	1	0	0	0			63_p[4		1	1F
	0	1	1	1	1	1	1	0	0	0	1	F1
	1	1	1	0	0				p[5:0]			03
	1	1	1	0				20_p[6				2B
	1	1	1	0	0	vr	36_p[2	_		27_p[2:	0]	24
	1	1	1	0			Vr4	13_p[6				41
	1	1	1		vr50_	[3:0]				_p[3:0]		C5
	1	1	1	0	0				_p[5:0]			13
SET_GAMMA1	1	1	1	0	0			vr62_	_p[5:0]			17
	1	1	1		[1:0]	j1_p	[1:0]			p[3:0]		A0
	1	1	1	0	0		1		p[5:0]			01
	1	1	1	0	0	0			r4_p[4			0B
	1	1	1	0	0	0			r6_p[4			0C
	1	1	1	0	0	0			57_p[4			19
	1	1	1	0	0	0			59_p[4			16
	1	1	1	0	0	0		vr	63_p[4	4:0]		1F



6.2. Description of User Command

6.2.1. Read Manufactory Programming Identification (04h)

04h				Read	Manu	ıfactory	Prog	rammir	ng Iden	tification	on		
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	0	0	0	0	1	0	0	04	
1 st Parameter	1	↑	1	Χ	Х	Χ	Χ	Χ	Х	Х	Х	X	
2 nd Parameter	1	↑	1			Ν	1an_II	D1_1 [7	7:0]			00	
3 rd Parameter	1	↑	1			Ν	1an_II	D1_2 [7	7:0]			91	
4 th Parameter	1	↑	1			N	/lan_l	D1_3[7	7:0]			07	
Description	The 1s The 2r The 3r	st paran nd para d parar	e returns neter is meter (N neter (N neter (N	dumm Man_II ⁄lan_IE	ny dat D1_1 D1_2	a. [7:0]): [7:0]): I	LCD _CD r	module	e's ma 's mar	nufact nufactu	ırer ID.		
Restriction	value (4th parameter (Man_ID1_3 [7:0]): LCD module's manufacturer ID. value of 04h <i>is changed</i> by OTP writing if OTP enable. When the OTP disable, the of 04h is 0x009107. When the OTP enable, the value of 04h is the same as the writing.											
							Stat	us		А	vailabili	ty	
		N	Normal N	Mode (On, Id	lle Mod	le Off	, Sleep	Out		Yes		
Register		N	lormal N	Mode (On, Id	lle Mod	le On	, Sleep	Out		Yes		
Availability		F	Partial M	1ode C	On, Id	le Mod	e Off,	Sleep	Out		Yes		
		F	Partial M	1ode C	On, Id	le Mod	e On,	Sleep	Out		Yes		
					Sle	eep In					Yes		
Default					er On	atus Seque Reset	ence			24'	ault Valu h00910 h00910	7	



6.2.2. Read Display Status (09h)

09h						Read [Displa	y Status				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	0	0	1	0	0	1	09
1 st Parameter	1	1	1	Х	Х	Х	Х	X	Х	Х	Х	Х
2 nd Parameter	1	1	1	BSTON	MY	MX	MV	ML	BGR	0	0	00
3 rd Parameter	1	1	1	0		IFPF[2:0]		IDMON	PTLON	SLPOUT	NORON	61
4 th Parameter	1	↑	1	0	0	INVON	0	0	DISON	TEON	0	00
5 th Parameter	1	1	1	0	0	TEM	0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

		inis comma	and indicates the cur	rent stat	tus of the display as described in the table below:
		Bit	Description	Value	Status
		BSTON	Booster voltage	0	Booster OFF
		BSTON	status	1	Booster ON
		MY	Row	0	Top to Bottom (When MADCTL B7='0')
		IVI I	address order	1	Bottom to Top (When MADCTL B7='1')
		MX	Column address	0	Left to Right (When MADCTL B6='0').
		IVIA	order	1	Right to Left (When MADCTL B6='1').
		MV	Row/column	0	Normal Mode (When MADCTL B5='0').
		IVIV	exchange	1	Reverse Mode (When MADCTL B5='1').
Description				0	LCD Refresh Top to bottom (When MADCTL
		ML	Vertical refresh	U	B4='0')
		IVIL	vertical refresh	1	LCD Refresh bottom to Top (When MADCTL
				Į.	B4='1').
		BGR	RGB/BGR order	0	RGB (When MADCTL B3='0')
		DGK	KOD/DOK oldel	1	BGR (When MADCTL B3='1')
			Interface color	011	12-bit/pixel
		IFPF	pixel format	101	16-bit/pixel
			definition	110	18-bit/pixel
		IDMON	Idle mode	0	Idle Mode OFF
		IDMON	ON/OFF	1	Idle Mode ON

GC9107 Datasheet

	Bit	Description	Value		Status			
	DTI ON	Partial mode	0	Part	ial Mode OFF			
	PTLON	ON/OFF	1	Par	tial Mode ON			
	CLDOUT	Class IN/OUT	0	Sle	ep IN Mode			
	SLPOUT	Sleep IN/OUT	1	Slee	p OUT Mode			
	NORON	Display normal	0	Display N	lormal Mode OFF.			
	NORON	mode ON/OFF	1	Display l	Normal Mode ON.			
Description	INVON	Inversion status	0	Ir	version off			
Description	INVOIN	inversion status	1	Ir	version on			
	DISON	Display ON/OFF	0	Dis	splay is OFF			
	DISON	Display ON/OH	1	Di	Display is ON			
	TEON	Tearing effect	0	Tearing	Effect Line OFF			
	12011	line ON/OFF	1	Tea	aring Effect ON			
	TEM	Tearing effect	0	Mode 1	, V-Blanking only			
	I LIVI	line mode	1	Mode 2, both H	-Blanking and V-Bla	inking		
Restriction			01.1		A - 11-1-112			
Restriction		Name al Mada Or	Status	ada Off Claus Out	Availability			
Restriction Register			n, Idle Mo	ode Off, Sleep Out	Yes			
		Partial Mode On	n, Idle Mo n, Idle Mo	de Off, Sleep Out	Yes Yes			
Register		Partial Mode On	n, Idle Mo n, Idle Mo n, Idle Mo	de Off, Sleep Out de On, Sleep Out	Yes Yes Yes			
Register		Partial Mode On	n, Idle Mo n, Idle Mo	de Off, Sleep Out de On, Sleep Out	Yes Yes			



6.2.3. Read Display Power Mode (0Ah)

D/CX RDX WRX D7 D6 D5 D4 D3 D2 D1 D0 HEX	0Ah					Read	Display P	ower Mod	е					
1		D/CX	RDX	WRX	D7	D6	D5	D4	D3	3	D2	D1	D0	HEX
Parameter	Command	0	1	1	0	0	0	0	1		0	1	0	0A
This command indicates the current status of the display as described in the table below:	•	1	1	1	Х	Х	Х	Х	Х		Х	Х	Х	Х
Bit	_	1	↑	1	BSTON	IDMON	PTLON	SLPON	NOR	ON	DISON	0	0	08
Bit		This co	omman	d indica	tes the cu	rrent statu	ıs of the di	isplay as d	lescrib	ed ir	the table	belo	w.	
BSTON Booster Off or has a fault. 0 Booster On and working OK. 1 IDMON Idle Mode Off. 0 Idle Mode On. 1 PTLON Partial Mode On. 1 Partial Mode On. 1 Partial Mode On. 1 Partial Mode On. 1 Posplay Normal Mode Off. 0 Display is Off. 0 Di		11110 00	J	[, 50.0	•••	
BSTON Booster On and working 1				ľ	- Dit	Booste			_					
IDMON Idle Mode Off. 0 1 1 1 1 1 1 1 1 1					BSTON	Booste								
Idle Mode On.						_	ode Off.			0				
PTLON					IDMON	Idle M	ode On.			1				
Partial Mode On. 1	Description				DTI ON	Partial	Mode Off			0				
SLPON Sleep Out Mode					PILON	Partial	Mode On			1				
Sleep Out Mode					SI PON					0				
NORON Display Normal Mode On 1					021 011									
Display Normal Mode On					NORON									
Restriction Status						-	-	Mode On						
Register Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 8'h08					DISON	-	-							
Register Availability Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 8'h08						Displa	y is On			1				
Register Availability Register Availability Register Availability Register Availability Register Availability Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 8'h08														
Register Availability Normal Mode On, Idle Mode Off, Sleep Out Pes Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Pes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Status Default Value Power On Sequence 8'h08	Restriction													
Register Availability Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Status Default Value Power On Sequence 8'h08							Sta	tus		Av	ailability			
Availability Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Status Default Value Power On Sequence 8'h08				N	ormal Mod	e On, Idle	Mode Of	f, Sleep O	ut		Yes			
Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Status Default Value Power On Sequence 8'h08	Register			No	ormal Mod	e On, Idle	Mode Or	, Sleep O	ut		Yes			
Sleep In Yes Status Default Value Power On Sequence 8'h08	Availability			Р	artial Mod	e On, Idle	Mode Off	, Sleep Οι	ıt		Yes			
Default Power On Sequence 8'h08				Р	artial Mod	e On, Idle	Mode On	, Sleep Οι	ut		Yes			
Default Power On Sequence 8'h08						Slee	p In				Yes			
Default Power On Sequence 8'h08														
)efa	ult Value			
HW Reset 8'h08	Default				Po	wer On S	equence			8	'h08			
						HW Re	eset			8	'h08			



6.2.4. Read Display MADCTL (0Bh)

0Bh					Read	Displa	ay MA	DCTL				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	0	0	0	0	1	0	1	1	0B
1 st Parameter	1	1	1	Х	Х	Х	Х	Χ	Х	Х	Χ	Х
2 nd Parameter	1	1	1	MY	MX	MV	ML	BGR	0	0	0	00
	This	comma Bit	nd indic	cates t		table b		:	splay	as des	scribed Valu	_
			-	Top to	Botto		•	DCTL	B7='0'	').	0	
		MY						DCTL		<u> </u>	1	
						• •		DCTL E		<u> </u>	0	
		MX						DCTL E			1	
Description		N 40 /		Norma	al Mod	le (Wh	en M	ADCTL	B5='0	·)	0	
		MV	F	Revers	se Mod	de (Wh	nen M	ADCTL	B5='1	l')	1	
				L			-	o Botto B4='0')			0	
		ML		L	•			m to To		0		
					(Whe	en MAI	OCTL	B4='1')).		1	
		BGR		R	GB (V	/hen M	1ADC	TL B3=	'0')		0	
		ספג		В	GR (W	hen M	ADC	TL B3='	1').		1	
Restriction												
						atus			_	A۷	/ailabilit	У
			lormal l								Yes	
Register		-	lormal I								Yes	
Availability			Partial N								Yes	
		ŀ	Partial N	/lode (e On,	Sleep	Jut		Yes	
					216	ep In					Yes	
					Sta						ult Valu	е
Default				Powe		Seque	nce				h00h	
					HW F	Reset				8'	h00h	



6.2.5. Read Display Pixel Format (0Ch)

0Ch				Re	ad Dis	olay Pi	xel Fo	rmat				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	0	0	0	0	1	1	0	0	0C
1st Parameter	1	↑	1	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd Parameter	1	1	1	0	0	0	0	0	IF	PF[2:0	0]	06
	This cor below:	nmand i	ndicates	s the cu	urrent s	status	of the o	display	as de	scribed	d in th	e table
		IFPF [2	2:0]		МС	U (SF	PI) In	terface	Form	at		
Description		0 0)			1	2 bits	/ pixel				
2 333		101				1	6 bits	/ pixel				
		110				1	8 bits	/ pixel				
		othe	S				Not u	sed				
Restriction												
					Statu				Ava	ilability	,	
		Norm	al Mode	e On, Id			Sleep	Out		res		
Register			al Mode						`	/es		
Availability			al Mode						`	Yes .		
		Parti	al Mode	On, Id	le Mod	le On,	Sleep	Out	`	/es		
				SI	eep In				`	Yes .		
										_		
			Status			De	fault V	alue				
						IF	PF [2:	:0]				
Default		Po	ower On	1			8'h06h	1				
			equence									
		H\	V Rese	t			8'h06l	1				



6.2.6. Read Display Image Format (0Dh)

0Dh				Read	d Disp	olay Image	e Fori	mat					
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	0	0	0	1	1	0	1	0D	
1 st Parameter	1	1	1	Х	Х	Х	Х	Χ	Х	Χ	Х	Χ	
2 nd Parameter	1	1	1	VSSON	0	INVON	0	0	0	0	0	00	
	This co		d indica	ites the cu	rrent	status of t	he di	splay a	as des	scribe	d in the	e table	
		Bit		De	escrip	tion			V	alue			
Description		VSSO	N L	Verti	cal m	ode off				0			
Description		V 0000	11	Verti	cal m	ode on				1			
					ersio								
		INVO	N	Inv	ersio					0			
					othe	r			Not				
Restriction													
rtodironorr													
					Sta	tus			<i> </i>	Availa	bility	1	
		N	Normal I	Mode On,	ldle N	lode Off,	Sleep	Out		Ye	S		
Register		N	Normal I	Mode On,	ldle N	lode On, S	Sleep	Out		Ye	s		
Availability		F	Partial N	/lode On, I	dle M	ode Off, S	Sleep	Out		Ye	S		
		F	Partial N	/lode On, I	dle M	ode On, S	Sleep	Out		Ye	S		
				S	leep	In				Ye	s		
				S	tatus				Def	ault V	alue		
Default				Power O	n Sec	quence				8'h00)		
				HW	Rese	et				8'h00)]	



6.2.7. Read Display Signal Mode (0Eh)

0Eh	Read Display Signal Mode												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	0	0	0	1	1	1	0	0E	
1 st Parameter	1	↑	1	X	Х	Χ	Х	Χ	Χ	Х	Х	Χ	
2 nd Parameter	1	↑	1	TEON	TEM	0	0	0	0	0	0	00	
	This command indicates the current status of the display as described in the table below:												
Description			Bit	Value	Description								
			TEON	0	Tearing effect line OFF								
				1	Tearing effect line ON								
			TEM	0	Tearing effect line mode 1								
			. =	1	Tearing effect line mode 2								
Restriction													
restriction													
Register Availability		Status								Availability			
		N	Normal Mode On, Idle Mode Off, Sleep Out							Yes			
		Normal Mode On, Idle Mode On, Sleep Out								Yes			
		Partial Mode On, Idle Mode Off, Sleep Out								Yes			
		Partial Mode On, Idle Mode On, Sleep Out								Yes			
		Sleep In								Yes			
Default													
			Status [Default Value		
			Power On Sequence								8'h00h		
			HW Reset								8'h00h		



6.2.8. Read Display Self-Diagnostic Result (0Fh)

0Fh		Read Display Self-Diagnostic Result										
	D/C X	RD X	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	0	0	1	1	1	1	0F
1 st Parameter	1	1	1	Χ	Χ	Χ	X	Х	Χ	Х	Χ	X
2 nd Parameter	1	1	1	1	1	1	1	0	0	0	0	F0
Description		sleep-in state, the value of 0fh is 0xF0. In sleep out state, the value of 0fh is 0xF0 0x0F alternately.										
Restriction												
Register Availability				Mode (Mode C	On, Idle	Mode C Mode O Mode O	n, Slee ff, Slee	p Out	A	vailabi Yes Yes Yes Yes Yes	lity	
Default		Status Default Value Power On Sequence 8'hF0										
					HW Re	set			{	3'hF0		



6.2.9. Sleep In (10h)


10h	Enter Sleep Mode											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	0	1	0	0	0	0	10
Parameter						No Par	amete	er				
Description	consur In this and pa	mption mode e anel sca interfac	nd cau mode. e.g. the lanning is be and	DC/D0	C conv	verter i	s stop	ped, In	iternal	oscilla	ator is st	opped,
Restriction	Mode wait 5r voltage after s	is command has no effect when module is already in sleep in mode. Sleep In ode can only be left by the Sleep Out Command (11h). It will be necessary to all to the supply stages and clock circuits to stabilize. It will be necessary to wait 120msec er sending Sleep Out command (when in Sleep In Mode) before Sleep In mmand can be sent.										sary to supply Omsec
Register Availability		1	Normal No	Mode (Mode (On, Id On, Id On, Id	lle Mod le Mod	le Off le On e Off,	, Sleep Sleep	Out Out	A	vailabilit Yes Yes Yes Yes Yes Yes Yes	y
Default				Powe	er On	tus Seque Reset	ence			Sleep	ult Valu IN Moo	de
Flow Chart		It takes 120msec to get into Sleep In mode after SLPIN command issued. Command										



6.2.10. Sleep Out (11h)

11h		Sleep Out Mode											
	D/CX	RDX	WRX	D7	D7 D6 D5 D4 D3 D2 D1 D0 HEX								
Command	0	1	1	0	0	0	1	0	0	0	1	11	
Parameter					-	No Par	amete	er					
	This co	omman	d turns	off sle	ep mo	ode.							
Description	the D	C/DC d	converte	er is	enabl	ed, Int	ernal	oscilla	itor is	starte	ed, and	panel	
	scanni	ng is st	arted.										
									•	•	ıt mode	Sleep	
	Out M	ode car	n only b	e left b	y the	Sleep	In Co	mmano	d (10h).			
	It will	be nec	essary	to wa	it 5ms	sec bet	fore s	ending	next	comm	and, th	s is to	
			the sup		•								
									•		values		
Restriction		ers during this 5msec and there cannot be any abnormal visual effect on											
			olay image if factory default and register values are same when this load										
			nd when the display module is already Sleep Out –mode.										
			lay module is doing self-diagnostic functions during this 5msec. It will ssarv to wait 120msec after sending Sleep In command (when in Sleep										
		-	ry to wait 120msec after sending Sleep In command (when in Sleep Defore Sleep Out command can be sent.										
	Out m	ode) be	tore Sie	eep Ou	ıt con	nmand	can b	e sent.					
						Status	.			l A	vailabilit	v	
		N	Normal I	Mode (On, Id	lle Mod	le Off	Sleep	Out		Yes		
Register			Normal I								Yes		
Availability		F	Partial N	/lode (On, Id	le Mod	e Off,	Sleep	Out		Yes		
		F	Partial N	/lode (On, Id	le Mod	e On,	Sleep	Out		Yes		
					Sle	eep In					Yes		
					Sta	itus				Defa	ult Valu	е	
Default				Powe	er On	Seque	nce			Sleep	IN Mod	de	
					HW F	Reset				Sleep	IN Mod	de	







6.2.11. Partial Mode ON (12h)

12h					Р	artial M	lode (NC				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	0	1	0	0	1	0	12
Parameter					ı	No Par	amete	er				
Description			d turns ea comr	-			-					-
	Mode	Mode On command (13H) should be written. This command has no effect when Partial mode is active.										
Restriction	This co	omman	d has n	o effec	ct whe	n Parti	ial mo	de is a	ctive.			
Register Availability	No Pa	ormal M artial M	lode Or lode Or ode On ode On	, Idle I , Idle I , Idle N	Mode Mode Mode	On, SI Off, SI	eep C eep O	Out Out		Availa Ye Ye Ye Ye	s s s	
			Powe	Stat		ance				efault \	/alue lay Mod	e
Default		Power On Sequence ON HW Reset Normal Display Mode ON										
Flow Chart	See Partial Area (30h)											




6.2.12. Normal Display Mode ON (13h)

13h				1	Norma	al Displ	ay Mo	ode ON				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	0	1	0	0	1	1	13
Parameter					l	No Par	amete	er				
Description	Norma	ıl displa	d return y mode RON by	on me	eans l	Partial	mode	off.	I (12h)			
Restriction	This co	omman	d has n	o effec	ct whe	n Norr	nal Di	splay n	node i	s activ	e.	
Register Availability	No Pa	ormal M artial M	lode Or lode Or ode On ode On	, Idle I , Idle I , Idle N	Mode Mode Mode	On, SI Off, SI	eep C eep C	Out Out		Availa Ye Ye Ye Ye	es es es	
				Stat	us				De	efault \	/alue	
D. (. 1)			Powe	er On S		ence					lay Mod	le
Default		HW Reset Normal Display Mode ON										
Flow Chart	See Partial Area (30h)											
Flow Chart	See Partial Area (30h)											



6.2.13. Display Inversion OFF (20h)






6.2.14. Display Inversion ON (21h)

21h	Display Inversion ON											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	0	0	0	0	1	21
Parameter					l	No Par	amete	er				
Description	This continuents of the continue	This command is used to enter into display inversion mode. This command makes no change of the content of frame memory. Every bit is inverted from the frame memory to the display. This command doesn't change any other status. To exit Display inversion mode, the Display inversion OFF command (20h) should be written										
Restriction	This co	This command has no effect when module already is inversion ON mode.										
Register Availability	No Pa	ormal M artial M	lode Or lode Or ode On ode On	, Idle I , Idle I , Idle N	Mode Mode Mode	On, SI Off, SI	eep C eep C	Out Out		Availa Ye Ye Ye Ye	s s s	
Default			Powe	Sta er On S HW R	Seque	ence			Displa		/alue sion OF sion OF	







6.2.15. Display OFF (28h)

28h		Display OFF										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	0	1	0	0	0	28
Parameter					I	No Par	amete	er				
Description	output This co	This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted. This command makes no change of contents of frame memory. This command does not change any other status. There will be no abnormal visible effect on the display. Display Panel Display Panel										
Restriction	This co	This command has no effect when module is already in display off mode.										
Register Availability	No Pa	ormal M artial M	lode On lode On ode On ode On	, Idle I , Idle I , Idle N	Mode Mode Mode	On, SI Off, SI	eep C	Out Out		Availa Ye Ye Ye Ye	\$ \$ \$ \$	
Default				Stat r On S HW Re	eque	nce			[efault Display Display	OFF	
Flow Chart			Display O	F(28h)				Comm Paran Disp Actio Mod Sequentia	play)		



6.2.16. Display ON (29h)

29h	Display ON											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	0	1	0	0	1	29
Parameter					1	No Par	amete	er				
Description	Frame This co	This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled. This command makes no change of contents of frame memory. This command does not change any other status. Display Panel Display Panel Display Panel Display Panel										
Restriction	This co	This command has no effect when module is already in display on mode.										<u>.</u>
Register Availability	No Pa	ormal M artial M	lode Or lode Or ode On ode On	, Idle I , Idle I , Idle N	Mode Mode Mode	On, SI Off, SI	eep C eep O	Out Out		Availa Ye Ye Ye Ye	s s s	
Default				Stater On S	Seque	ence			D	efault \ isplay isplay	OFF	
Flow Chart			Display C	N(29h)				Pa I M	mmand rameter Display ction dode	7		

GC9107 Datasheet V1.2




6.2.17. Column Address Set (2Ah)

2Ah		Column Address Set											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	0	1	0	1	0	1	0	2A	
1 st Parameter	1	1	1	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Note1	
2 nd Parameter	1	1	1	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note1	
3 rd Parameter	1	1	1	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1	
4 th Parameter	1												
		This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC											

This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC [15:0] and EC [15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.

Description



SC [15:0] always must be equal to or less than EC [15:0].

When SC [15:0] or EC [15:0] is greater than maximum address like below, data of out of range will be ignored

Note1:

Restriction

1. 128X128 memory base (GM = '01')

(Parameter range: $0 \le SC [15:0] \le EC [15:0] \le 127 (007Fh)$): MV="0") (Parameter range: $0 \le SC [15:0] \le EC [15:0] \le 127 (007Fh)$): MV="1")

2. 128X160 memory base (GM = '11')

(Parameter range: $0 \le SC [15:0] \le EC [15:0] \le 127 (007Fh)$): MV="0") (Parameter range: $0 \le SC [15:0] \le EC [15:0] \le 159 (009Fh)$): MV="1")






Register
Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

GM	Status		Default Val	ue
GIVI	Siaius	SC	EC (MV=0)	EC (MV=1)
GM= '01'	Power On	0000h	007Fh	1 (127)
(128x128	Sequence			
Memory Base)	HW Reset	0000h	007Fh	1 (127)
GM= '11'	Power On	0000h	007Fh	ı (127)
(128x160	Sequence			
memory base)	HW Reset	0000h	007Fh	ı (127)





6.2.18. Row Address Set (2Bh)


2Bh						Row	Address	Set					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2B
1 st Parameter	1	1	1	XX	SP15	SP8	Note2						
2 nd Parameter	1	1	1	XX	XX SP7 SP6 SP5 SP4 SP3 SP2 SP1 XX EP15 EP14 EP13 EP12 EP11 EP10 EP9 XX EP7 EP6 EP5 EP4 EP3 EP2 EP1								Note2
3 rd Parameter	1	1	1	XX									Note2
4 th Parameter	1	1	1	XX									Note2
Description			-	the other	sP[15:				_	_	_	_	
Restriction	When be ignored Note2 1. 1282 (Parant (Parant 2. 1282)	SP [15: ored. : X128 m neter ra neter ra X160 m	nemory inge: 0 inge: 0	base (GM SP [15:0] is base (GM SP [15 SP [15 base (GM SP [15	s greate M = '01') :0] < EP :0] < EP M = '11')	r than m	naximum < 127 (0 < 127 (0	o addres 07Fh)): 07F h)):	MV="0" MV="1"		ta of ou	ut of ra	nge will

(Parameter range: 0 < SP [15:0] < EP [15:0] < 127 (007Fh)): MV="1"



		Status		Availa	ability
Danistan	Normal Mod	le On, Idle Mode O	ff, Sleep O	ut Ye	es
Register	Normal Mod	le On, Idle Mode C	n, Sleep O	ut Ye	es
Availability	Partial Mod	e On, Idle Mode O	f, Sleep Ou	ıt Ye	es
	Partial Mod	e On, Idle Mode O	n, Sleep Ou	ıt Ye	es
		Sleep In		Ye	es
	OH.	0111		Default Val	ue
	GM CM (04)	Status	SC	EC (MV=0)	EC (MV=1)
	GM= '01'	Power On	SC 0000h		EC (MV=1)
Default	GM= '01' (128x128	Power On Sequence		EC (MV=0) 007Fh	EC (MV=1)
Default	GM= '01'	Power On	0000h	EC (MV=0) 007Fh	EC (MV=1)
Default	GM= '01' (128x128 Memory Base)	Power On Sequence HW Reset	0000h	EC (MV=0) 007Fh	EC (MV=1) (127)








6.2.19. Memory Write (2Ch)

2Ch					М	emory	Write					
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	0	1	1	0	0	2C
1 st Parameter	1	1	1				D1 [1	7:0]				XX
:	1	1	1				Dx [1	7:0]				XX
N th Parameter	1	1	1				Dn [1	7:0]				XX
Description	comma accept Colum in acco	and ma ted, the n/Start ordance lumn re	kes no columr Page p with M	ed to tranchange in registe ositions. ADCTL and the pare wr	to the or and the State of the	other di ne page tart Co .) Then gister ii	river sta e regist lumn/S D [17: ncreme	atus. Wer are Start Pa (0] is sto	hen th reset to ge pos ored in	is com the S itions frame	nmand Start are dif memo	ferent
Restriction												
Register Availability	1	Normal Partial	Mode C Mode O	Statu On, Idle I On, Idle I on, Idle I on, Idle I Sleep	Mode C Mode C Mode O Mode O	on, Slee	ep Out	-		Yes Yes Yes Yes Yes Yes	ty	
Default	F	Power C	Status On Sequ V Reset		(De ts of m		is set r			








6.2.20. Partial Area (30h)


30h						Partial	Area					
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	1	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1	1	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	00
4 th Parameter	1	1	1	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	A1

This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.

If End Row>Start Row when ML=0:




WE ID 0: 10 1 14 1



Description







GC9107 Datasheet To Enter Partial Mode PLTAR(30h) Command 1st Parameter: SR[15:8] 2nd Parameter: SR[7:0] 3rd Parameter: ER[15:8] Parameter Display 4th Parameter: ER[7:0] Action PTLON(12h) Mode Sequential transfer Partial Mode To Leave Partial Mode Flow Chart Partial Mode DISPOFF(28h) Command NORON(13h) Display Partial Mode Off Action RAMWR(2Ch) Mode Image Data Sequential transfer D1[17:0],D2[17:0]..Dn[17:0]

DISPON(29h)



6.2.21. Vertical Scrolling Definition (33h)

33h				V	'ertica	l Scrolli	ing Def	finition				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	0	0	1	1	33h
1 st Parameter	1	1	1				TFA	[15:8]				00
2 nd Parameter	1	1	1				TFA	(7:0]				00
3 rd Parameter	1	1	1				VSA	[15:8]				00
4 th Parameter	1	1	1				VSA	7:0]				A0
5 th Parameter	1	1	1				BFA	[15:8]				00
6 th Parameter	1	1	1				BFA	(7:0]				00

This command defines the Vertical Scrolling Area of the display.


When MADCTL B4=0

The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.





When MADCTL B4=1

The 1st & 2nd parameter TFA [15:0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15:0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15:0] describes the Bottom Fixed Area (in No. of lines from Top of the


Frame Memory and Display).



C9101 Dalasneel			
	BFA[15:0] Scroll Area VSA[15:0] TFA[15:0] X = Don't care.	Top Fixed Area Bottom Fixed Area	First line read from memory
Restriction	The condition is (TFA+VSA+BF The condition is (TFA+VSA+BF Otherwise Scrolling mode is un In Vertical Scroll Mode, MADO affects the Frame Memory Writ	FA)=160 in 128RGBx ndefined. CTR parameter MV s	160 (GM="11")
Register Availability	Sta Normal Mode On, Idle Out Normal Mode On, Idle Out	Mode Off, Sleep	Availability Yes Yes
	Partial Mode On, Idle M Partial Mode On, Idle M Sleep	ode On, Sleep Out	Yes Yes Yes
D ();	Status	Defaul TFA [15:0]	t Value VSA [15:0]
Default	Power On Sequence HW Reset	16'h0000 16'h0000	16'h00A0 16'h00A0




1. To enter Vertical Scroll Mode:




Note: The Frame Memory Window size, must be defined correctly otherwise undesirable image will be displayed.

2. Continuous Scroll:

Flow Chart



3.To Leave Vertical Scroll Mode:



Note: Scroll Mode can be left by both the Normal Display Mode ON (13h) and Partial Mode ON (12h) commands.



6.2.22. Tearing Effect Line OFF (34h)


34h					Tearin	ng Effec	ct Line	OFF				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	0	1	0	0	34
Parameter					N	lo Para	ameter					
Description	from th		d is use ignal lin e.		n OFF	(Active	Low) t	he Tea	ring Eff	ect ou	tput siç	gnal
Restriction	This co	omman	d has n	o effect	when	Tearing	g Effect	output	is alrea	ady OF	F.	
Register Availability		Normal Partial	Mode (Mode (Mode C Mode C	On, Idle On, Idle	Mode Mode Mode	On, Sle Off, Sle	eep Out	t	Ava	ailabilit Yes Yes Yes Yes Yes	ty	
Default	F	Power (Status On Sequ V Reset				Do	efault V OFF OFF				
Flow Chart			TEOFF	- - - (34h)				Comma Parame Displ Action Mode Sequential	ay	7		



6.2.23. Tearing Effect Line ON (35h)

35h					Tearing	g Effect	Line O	N				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Comma nd	0	1	1	0	0	1	1	0	1	0	1	35
Paramet er	1	1	1	0	0	0	0	0	0	0	М	00
Descripti on	This outpose changing the mode When Manager The Team Vertice When Manager The Team Vertice Vertice	e of the To e of the To	used to tu affected b L bit B4. Tearing Eff t Output I e Scale	oy The Tea ect Out	aring Ef tput Lind sists of	fect Line. V-Blan f both \	king info	ormation transfer and transfer	n only: vdl H-Blan	king in	formation	tvdh on:
Restricti on	This com	nmand ha	s no effec	t when	Tearin	g Effec	t output	is alrea	dy ON			
				Sta	atus				Availa	ability		
Dog!sts:		Norma	l Mode O	n, Idle I	Mode O	ff, Slee	p Out		Υe	es		
Register		Norma	l Mode O	n, Idle I	Mode O	n, Slee	p Out		Υe	es		
Availabili		Partial	Mode Or	, Idle N	/lode O	ff, Slee _l	o Out		Υe	es		
ty		Partial	Mode Or	, Idle N	/lode O	n, Slee _l	o Out		Υe	es		
				Sleep	In				Υe	es		
D. ();												
Default			Status				Defa	ault Val	ue			







6.2.24. Memory Access Ctrl (36h)

36h					Teari	ng Effe	ct Line	ON				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	0	1	1	0	36
Parameter	1	1	1	MY	MX	MV	ML	BGR	0	0	0	00

This command defines read/write scanning direction of frame memory.


This command makes no change on the other driver status.


Bit	Name	Description
MY	Row Address Ord r	
MX	Column Address Order	These 3 bits control MCU to memory write/read
MV	Row / Column	direction.
IVIV	Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
		Color selector switch control
BGR	RGB-BGR Order	(0=RGB color filter panel, 1=BGR color filter
		panel)


Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.


X = Don't care.

Description
















6.2.25. Vertical Scrolling Start Address (37h)

37h			VSC	RSAD	D (Vert	ical Sc	rolling	Start	Addres	ss)		
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	0	1	1	1	37
1 st Parameter	1	1	1				00)				00
2 nd Parameter	1	1	1				SSA	[7:0]				00
Description	comma and the param be writ illustra	ands de scroll eter whaten as ted belo		the scro le. The cribes t line aft	olling a Vertica the add	rea al Scroll ress of	ing Sta	olling D art Adda	ress co Frame	mman Mem	d has o	one it will
	Examp	ole: Top Fix	TL B4=0 ced Area		tom Fix	ed Area	a = 00,	Vertica	al Scrol	ling Ar	ea = 1	60 and
		Line SS	(0, 0)- e Pointer_ A[15:0]	•	me Memo	ory —	Pointer B4=0 0 1 2 3 4 157 158 159		Disp	ay		
	Examp	ole: Top Fix	TL B4=′ xed Area		tom Fix	ed Area	a = 00,	Vertica	al Scrol	ling Ar	ea = 1	60 and
Description		L	(0, 0)—•	ame Men	nory	Point B4= 159 158 157 4		Dis	splay		
			SA[15:0] (0, 159				3 2 1 0					
	display	/ will ha	en new i appen at	the ne	•							
			ry line F					, .				
	. ,		nand is	ignored	when	tne GC	9107 e	enters F	-artıal r	node.		
Davide		n't care		((1	T = - ·	. = (()		. : :		\ I	
Restriction	This co	omman	d has n	o ettec	when	ı earing	j Effect	output	ıs alre	ady O	N	

GC9107 Datasheet V1.2



Yes Yes No
No
N.L.
No
Yes
alue
alue
0]
_



6.2.26. Idle Mode OFF (38h)

38h	Idle Mode OFF											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	0	0	1	1	1	0	0	0	38
Parameter	No Parameter											
Description	This command is used to recover from Idle mode on. In the idle off mode, LCD can display maximum 262,144 colors. X = Don't care.											
Restriction	This command has no effect when module is already in idle off mode.											
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	F	Power (Status On Sequ V Reset		e mode	mode OFF						
Flow Chart			IDM	mode o	Bh)		(Sec	Commar Paramet Displa Action Mode	er /] 7 >	



6.2.27. Idle Mode ON (39h)

39h	Idle Mode ON													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	0	0	1	1	1	0	0	1	39		
Parameter		No Parameter												
Parameter	In the colors	the idle on mode, color expression is reduced. The primary and the secon plors using MSB of each R, G and B in the Frame Memory, 8 color depth of splayed. Memory Panel Display Panel Display									epth d	-		
Description					N R5 R4				s vs. Display Color 4 G3 G2 B5 B4 B3 B2					
					R1		G1 G0			B1 B0				
	_	F	Black		0XX		_	0XXXXX			0XXXXX			
		Blue			0XX		+	0XXXXX			1XXXXX			
						XXX	+	0XXXXX			0XXXXX			
			agenta			XXX	_	0XXXXX			1XXXXX			
		Green			0XX			XXXXX		0XXXXX				
		Cyan				XXX	1.	XXXXX		1XXXXX				
		Yellow			1XX	XXX	1.	1XXXXX			0XXXXX			
		\	Vhite		1XXXXX			1XXXXX			1XXXXX			
	X = Do	on't care	e											
Restriction	This co	omman	d has n	o effec	t when	module	is alre	ady in i	dle off	mode.				
		Status								Availability				
		Normal	Mode C	On, Idle	Mode	Off, Sle	ep Out			Yes				
Dogistor		Normal	Mode C	On, Idle	Mode	On, Sle	ep Out			Yes				
Register Availability		Partial Mode On, Idle Mode Off, Sleep Out								Yes				
Availability		Partial	Mode C	n, Idle	Mode (On, Slee	ep Out		Yes					
				Slee	ep In				Yes					
		<u> </u>												



Default	Status Power On Sequence HW Reset	Default Value Idle mode OFF Idle mode OFF
Flow Chart	Idle mode	Parameter Display



6.2.28. COLMOD: Pixel Format Set (3Ah)

3Ah	Pixel Format Set												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	0	1	1	1	0	1	0	3A	
Parameter	1	1	1	Χ	Χ	Х	Χ	Χ	IF	:0]	06		
Description	interfa shown	in the	F [2:0] table be IFPI [2:0] 0 0 1 0 1 1 othe	is the pelow.		MCU Interface Format 12 bits / pixel 16 bits / pixel 18 bits / pixel Reserved							
Restriction		X = Don't care. This command has no effect when module is already in idle off mode.											
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	P	ower O	tatus n Sequ / Reset		Default Value IFPF [2:0] 8'h06 8'h06								



6.2.29. Test Scanline Set (44h)

3Ah	Test Scanline Set												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	1	0	0	0	1	0	0	44	
Parameter	1	1	1				SCNL	[7:0]				00	
Description	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line equal the value of SCNL [7:0] Vertical Time Scale Note:that set_tear_scanline with STS is equivalent to set_tear_on with bp+GateN-2(N=1、2、3220) eg:when the SCNL [7:0]=6,the TE will output at the position of (8-bp) when the SCNL [7:0]=7,the TE will output at the position of (9-bp) when the SCNL [7:0]=8,the TE will output at the position of (10-bp)												
Restriction		The Tearing Effect Output line shall be active low when the display module is in Sleep mode.											
Register Availability	N F	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	Status Default Value Power On Sequence 8'h00 HW Reset 8'h00												



6.2.30. Test Scanline Get (45h)

3Ah		Test Scanline Get											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	0	1	0	0	0	1	0	1	45	
Parameter	1	1	1				SCNL	[7:0]					
Description	This co	omman	d indica	tes the	currer	nt statu	s of C	MD 44	h(SCN	IL[7:0])		
Restriction	The Te	•	Effect O	utput li	ne sha	ll be a	ctive lo	w whei	n the d	isplay	modu	le is in	
		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes											
	N	Normal Mode On, Idle Mode Off, Sleep Out Yes											
			Mode O							Yes			
Register			/lode Or				-			Yes			
Availability	<u> </u> F	Partial N	/lode Or			on, Sle	ep Out			Yes			
				Sleep	o In					Yes			
		Status Default Value											
Default				Powe	r On S	equenc	e			8'h0	0		
				l	HW Re	set				8'h0	0		



6.2.31. Customized display identification information(D3h)

D3h		6	.2.29.	Customized display identification information									
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	1	1	0	1	0	0	1	1	D3	
1 st Parameter	1	1	1	X	Х	Χ	Х	Χ	Χ	Χ	X	XX	
2 nd Parameter	1	1	1			Cust	omize	ed_ID1_	_1 [7:0)]		XX	
3 rd Parameter	1	1	1			Cust	omize	d_ID1	_2 [7:0)]		XX	
4 th Parameter	1	1	1			Cust	omize	ed_ID1	_3[7:0]		XX	
	This is a custom identification information register specially open to cus										tomers		
	The 1st parameter is dummy data.												
Description	The 2r	The 2nd parameter (Man_ID1_1 [7:0]): Customized ID.											
	The 3r	Γhe 3rd parameter (Man_ID1_2 [7:0]): Customized ID.											
	The 4t	The 4th parameter (Man_ID1_3 [7:0]): Customized ID.											
Restriction													
					Sta	atus				Avai	lability		
		Nor	mal Mod	de On,	Idle I	Mode (Off, S	leep O	ut	Υ	'es		
Register		Nor	mal Mod	de On,	Idle I	Mode (On, S	leep O	ut	Υ	'es		
Availability		Par	tial Mod	le On,	Idle N	∕lode C	Off, SI	еер Оц	ıt	Υ	'es		
		Par	tial Mod	le On,	Idle N	∕lode C	n, SI	еер Ои	ıt	Υ	'es		
					Sleep	- In				Υ	'es		
					Status	2			Г)ofault	Value		
Default			D.				Δ				XXXX	-	
Delault		Power On Sequence HW Reset									XXXX	-	
	L			□10	v Nes	o c t			4	. 4 II//	^^^^		




111 / 144

6.2.32. Read ID1 (DAh)

DAh		Read ID1											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	1	1	0	1	1	0	1	0	DA	
1 st Parameter	1	↑	1	X	X	Х	Х	X	Х	Х	Χ	Х	
2 nd Parameter	1	1	1				ID1 [7:0]				00	
Description	User The 1s The 2r The ID	The 1st parameter is dummy data. The 2nd parameter is LCD module's manufacturer ID. The ID2 can be programmed by MTP function. X = Don't care											
Restriction	None	one											
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default	F	Status Default Value (Before MTP program) Power On Sequence 8'h00 HW Reset Default Value (After MTP program) 8'h00 8'h00)		








6.2.33. Read ID2 (DBh)

DBh		Read ID2												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	1	1	0	1	1	0	1	1	DB		
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х		
2 nd Parameter	1	1	1				ID2 [7:0]				91		
Description	to the of the 1st The 2r from 8	This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications. The 1st parameter is dummy data. The 2nd parameter is LCD module/driver version ID and the ID parameter range is rom 80h to FFh. The ID2 can be programmed by MTP function. X = Don't care												
Restriction	None	one												
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default	Status Default Value (Before MTP program) Power On Sequence 8'h91 HW Reset 8'h91 8'h91 8'h91)			








6.2.34. Read ID3 (DCh)

DCh		Read ID3												
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	1	1	0	1	1	1	0	0	DC		
1 st Parameter	1	1	1	Х	Х	Х	X	Х	Х	Х	Х	Х		
2 nd Parameter	1	1	1				ID3 [7:0]				07		
Description	to the the 1st The 2r from 8	This read byte is used to track the LCD module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications. The 1st parameter is dummy data. The 2nd parameter is LCD module/driver version ID and the ID parameter range is from 80h to FFh. The ID3 can be programmed by MTP function. X = Don't care None												
Restriction	None													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default		Status Default Value (Before MTP program) Power On Sequence 8'h04 8'h07 HW Reset 8'h04 8'h07												







6.3. Description of Internal Command

6.3.1. Inter register enable 1 (FEh)

FEh		Inter register enable 1										
	D/CX	RDX	WRX	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	1	1	1	1	1	1	1	0	FEh
Parameter					N	o Para	meter					
	This co	mman	d is used	for Inte	er_con	nmand	contro	lling.				
			ommand	-			te Inte	r regis	ter ena	ıble 1 (FEh) a	nd Inter
	•		e 2 (EFh)		-							
	Once I	nter_cc	mmand i	s set hi	gh, on	ly hard	lware	or softv	vare re	eset ca	n turn i	t to low.
						_						
		(Int	er_comn	nand is	low							
				7					Comman	d		
			write co	mmand					Paramete			
Description		Inter	register e	nable 1	(FEh)				Faramen			
Description			Display									
	write command											
		Inter	register e	nable 2	(EFh)				Action	\rightarrow		
				•								
		Inte	er_comn	and is	high				Mode			
		Int		10110 15				S	equential to	ansfer		
									1			
							L					
Restriction												
						,				A	1 '11'4	1
				1.0		atus	2(, 0)			Availa		4
D. Carlo		-	lormal M					-		Ye		-
Register			lormal Mo					•		Ye		-
Availability			Partial Mo							Ye		1
		F	Partial Mo	ue On,			ıı, Sie	ep Out		Ye Ye		-
					Sleep	III				16	:5	_

GC9107 Datasheet V1.2 117 / 144



6.3.2. Inter register enable 2 (EFh)

EFh			Inter register enable 2										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	1	0	1	1	1	1	EFh	
Parameter					N	o Para	meter						
Description	To set registe	Inter Inter	Inter_command high, you should write Inter register enable 1 (FEh) and Inter enable 2 (EFh) continuously. Inter_command is set high, only hardware or software reset can turn it to low. Inter_command is low Write command Inter register enable 1 (FEh) Write command Inter register enable 2 (EFh) Inter_command is high Sequential transfer										
Restriction													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											



6.3.3. Complement Principle of RGB 5, 6, 5 (ACh)

ACh		Principle of complement of RGB 5, 6, 5											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	0	1	0	1	1	0	0	AC	
1 st Parameter	1	1	1	epf[1:0]	0	0	0	0	0	0	C0	
Description	RGB 6,6 When the	e access to "ACh", bit [4] of "B6h" need be set to 1 6,6: R0~R5,G0~G5,B0~B5 he RGB data format is 5,6,5, mainly R0 and B0 need special complement principle is shown in the table below epf[1:0] Description Exception 0 R0=B0=0 When the data is FFh, R0=B0=1 1 R0=B0=1 When the data is 00h, R0=B0=0 2 R0=R5, B0=B5 - 3 R0=B0=G0 -									t. The		
D													
Restriction													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default			Pow	Status Power On Sequence HW Reset						It Value nC0 nC0			



6.3.4. Blanking Porch Control (ADh)

ADh		Blanking Porch Control											
	D/C		RD	WR	D.7							D 0	1157
	Х		Χ	Χ	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0		1	↑	1	0	1	0	1	1	0	1	AD
1 st Parameter	1		1	↑	0				fp[6:0]				12
2 nd Parameter	1		1	↑	0				bp[6:0]]			0A
	fp[6	:0] /				_	_	B6h" n tical fro				eriod	
		p [6 p [6	_			of T _{line} of			-		er of T back p		
	0	000	000	S	etting i	nhibite	b	100000	00	64			
	0	000	001	S	etting i	nhibite	b	100000	01		65		
Description	l 		010		2					66			
Description	0	000	011		3	}		10000	11		67		
		:			:						:		
	0	001	010		10	10					:		
		:			:		:						
	0	010	010		18	3		:			:		
		:			:			:			:		
	l 	111			62			111111			126		
		111	111		63	3		111111	11		127		
Restriction													
						S	tatus				Availa	bility	
		-	N	ormal N	Mode			e Off, S	leep O	ut	Ye		
Register		ļ						On, SI			Ye		
Availability		j	F	Partial I	Mode C	n, Idle	Mode	Off, Sle	еер Оц	ıt	Ye	S	
			F	Partial I	Mode C	n, Idle	Mode	On, Sle	еер Оц	ıt	Ye	s	
						Slee	p In				Ye	s	
	Г		(Status					Dofoult	Value			
Default		Pο		Status On Seq	uence				16'h1				
20.001	-	. 5		V Rese		16'h120A							



6.3.5. Display Inversion Control (CBh)

B4h		Frame Rate and Display Inversion Control											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	1	1	0	0	1	0	1	1	СВ	
1 st Parameter	1	1	1	0	0	0	0	0	i	nv_ctl[2	:0]	02	
Description		ay inversion mode set ctl[2:0]: Inversion setting in full colors normal mode(Normal mode on) inv_ctl[2:0]											
Restriction	Inter_cor	ter_command should be set high to enable this command											
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default		Status Default Value Power On Sequence 8'h02 HW Reset 8'h02											



6.3.6. AVDD_VCL_CLK (E3h)

E3h						AVD	D_CLK					
	D/C X	RD X	WR X	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	1	1	0	0	0	1	1	E3
1 st Parameter	1	1	1	0	AVDE)_CLK_ 0>	_AD<2:	0	VCL.	_CLK_ 0>	AD<2:	22

To have access to "E3h", bit [3] of "B1h" need be set to 1

AVDD_CLK_AD<2:0>:

AVDD_CLK_AD	Period AVDD T=50ns
0	2T
1	3T
2	4T
3	5T
4	6T
5	7T
6	8T
7	9T

Description

VCL_CLK_AD<2:0>:

VCL_CLK_AD	Period VCL T=50ns
0	2T
1	3T
2	4T
3	5T
4	6T
5	7T
6	8T
7	9T

Restriction

Inter command should be set high to enable this command



	Status		Availability				
	Normal Mode On, Idle ode	Off, Sleep Out	Yes				
Register	Normal Mode On, Idle Mode	On, Sleep Out	Yes				
Availability	Partial Mode On, Idle Mode	Partial Mode On, Idle Mode Off, Sleep Out					
	Partial Mode On, Idle Mode	On, Sleep Out	Yes				
	Class In						
	Sleep In		Yes				
	Sieep in		Yes				
	Status Status	Default Value					
Default	·	Default Value 8'h22					



6.3.7. VGH_VGL_CLK (EAh)

EAh		VGH_VGL_CLK										
	D/C	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	Х	Х	Х	<i>D</i> 1			D4		DZ			TILX
Command	0	1	1	1	1	1	0	1	0	1	0	EA
1 st Parameter	1	1	1	VG	H_CLI	K_DIV	[3:0]	VG	SL_CL	K_DIV [[3:0]	94

To have access to "EAh", bit [2] of "B2h" need be set to 1

VGH CLK DIV [3:0]:

Value	DIV	VGH Operation (MHZ)	Value	DIV	VGH Operation (MHZ)
0	2	6.0	8	10	1.2
1	3	4.0	9	12	1.0
2	4	3.0	10	15	0.8
3	5	2.4	11	20	0.6
4	6	2.0	12	24	0.5
5	7	1.7	13	30	0.4
6	8	1.5	14	40	0.3
7	9	1.3	15	60	0.2

Description

VGL CLK DIV [3:0]:

Value	DIV	VGL Operation (MHZ)	Value	DIV	VGL Operation (MHZ)
0	2	6.0	8	10	1.2
1	3	4.0	9	12	1.0
2	4	3.0	10	15	8.0
3	5	2.4	11	20	0.6
4	6	2.0	12	24	0.5
5	7	1.7	13	30	0.4
6	8	1.5	14	40	0.3
7	9	1.3	15	60	0.2

Restriction Inter command should be set high to enable this command



		Status									
	Normal Mode Or	Normal Mode On, Idle Mode Off, Sleep Out					Normal Mode On, Idle Mode Off, Sleep Out Y				
Register	Normal Mode Or	Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out									
Availability	Partial Mode Or							Partial Mode On, Idle Mode Off, Sleep Out			
	Partial Mode Or	Partial Mode On, Idle Mode On, Sleep Out									
		Sleep In									
	Status	Default Valu									
Default	Status Power On Sequence	Default Valu 8'h94	ue								
Default	Status Power On Sequence HW Reset	Default Valu 8'h94 8'h94	ue								



6.3.8. Frame Rate Set(A8h)

A8h		Frame Rate set										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	0	1	0	1	0	0	0	A8
1 st	4	4						NIA T	2-01		1	40
Parameter	1	1	1	0			ΚI	N1 [6	5:0]			16
	To hav	e acces	s to "A8	h" , bit [0]	of "B6h	" nee	ed be s	set to	o 1			
	Rt	n1	FR	Rtn1	FR		Rtn1		FR		Rtn1	FR
	IXt		(HZ)	Kuii	(HZ)		IXIIII		(HZ)		Xuii	(HZ)
	0x	00	123	0x10	82		0x20		62	()x30	49
	0x	01	120	0x11	81		0x21		61	()x31	49
	0x	02	116	0x12	79		0x22		60	()x32	48
	0x	03	113	0x13	77		0x23		59	()x33	48
	0x	04	110	0x14	76		0x24		58	()x34	47
	0x	05	107	0x15	74		0x25		57	()x35	46
	0x	06	104	0x16	73		0x26		56	()x36	46
	0x	07	101	0x17	72		0x27		56	()x37	45
	0x	80	99	0x18	70		0x28		55	()x38	45
	0x	09	96	0x19	69		0x29		54	C)x39	44
	0x	0a	94	0x1a	68		0x2a		53	C)x3a	44
	0x	0b	92	0x1b	67		0x2b		53	C)x3b	43
	0x	0c	90	0x1c	66		0x2c		52	()х3с	43
	0x	0d	88	0x1d	65		0x2d		51	C)x3d	42
Description	0x	0e	86	0x1e	64		0x2e		51	C)x3e	42
	0x	:Of	84	0x1f	63		0x2f		50	(Ox3f	42
	Rt	n1 —	FR HZ)	Rtn1	FR (HZ)		Rtn1		FR (HZ)	R	tn1	FR (HZ)
	0x	40	41	0x50	35		0x60		31	0	x70	27
	0x		41	0x51	35		0x61		31		x71	27
	0x		40	0x52	35		0x62		30	-	x72	27
	0x	43	40	0x53	34		0x63		30	0	x73	27
	0x		39	0x54	34		0x64		30	-	x74	27
	0x	45	39	0x55	34		0x65		30	0	x75	26
	0x	46	39	0x56	33		0x66		29	0	x76	26
	0x	47	38	0x57	33		0x67		29	0	x77	26
	0x	48	38	0x58	33		0x68		29	0	x78	26
	0x	49	38	0x59	33		0x69		29	0	x79	26
	0x	4a	37	0x5a	32		0x6a		29	0	х7а	26
	0x	4b	37	0x5b	32		0x6b		28	0	x7b	25
	0x	4c	37	0x5c	32		0x6c		28	0	х7с	25
	0x	4d	36	0x5d	32		0x6d		28	0	x7d	25



		0x4e	36	0x5e	31	0x6e	28	0x7e	25				
		0x4f	36	0x5f	31	0x6f	28	0x7f	25				
		Frame Rate=osc/(bp+fp+162)/ ((256*(rtn1[6:4]+2)+16*rtn1[3:0]) Default: osc=12Mhz; fp=18; bp=10; rtn1=22; Frame Rate=74Hz											
Restriction	In	Inter command should be set high to enable this command											
		Status Availability											
			Norma	l Mode On,	Idle Mode	Off, Sleep (Out	Yes					
Dogistor			Norma	l Mode On,	Idle Mode	On, Sleep (Out	Yes					
Register Availability			Partial	Mode On,	Idle Mode	Off, Sleep C	Out	Yes					
Availability			Partial	Mode On,	Idle Mode	On, Sleep C	Out	Yes					
				;	Sleep In			Yes					
			Stat	us		Defa	ult Value						
D . ()		F	ower On Se	ower On Sequence 8'h16									
Default				-			'h16						



6.3.9. VREG_CTL (E7h)

E7h						VRE	G_CTL							
	D/C	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
	Х	X	X	יט	Do		D4	טט	DZ	וט	DU	ПЕХ		
Command	0	1	1	1	1	1	0	0	1	1	1	E7		
1 st Parameter	1	1	1	0			VRE	G_AD	[6:0]			50		
	To ha	ave aco	ess to	"E7h	" , bit [ˈ	7] of "l	31h" no	eed be	set to	1				
	VREC	9_AD[6	6:0] :											
				•	VREG_	AD	\	/REG						
					0		2	.921V						
							26m	nV/STE	Ρ					
Description					42		4	.013V						
								nV/STE	P					
					50			.117V						
								nV/STE	Ρ					
					121			.036V						
							26m	iV/STE	P					
					127		5	.192V						
Restriction		I	nter co	mman	d shoul	d be se	t high t	o enab	le this	comma	ınd			
						Ptotus.				Availa	hilitur	1		
			Jormal	Mode	On, Idle	Status Mode	Off SI	een Oi	ıt	Availa Ye	-	1		
Register					On, Idle		-	•		Ye				
Availability					On, Idle					Ye		-		
					On, Idle					Ye	S	1		
					Slee	p In			Ye	s				
			Status	Default Value										
Default	<u> </u> F	Power (8'h						
		H\	N Rese	et				8'h	50					



6.3.10. VGH_SET(E8h)

E8h						VGF	H_SET							
	D/C X	RD X	WR X	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	1	1	1	0	1	0	0	0	E8		
1 st Parameter	1	1	1	0	1	0	0	0	D2A	_VGHS	[2:0]	23		
		To have access to "E8h", bit [0] of "B2h" need be set to 1 D2A_VGHS [2:0] VGH_AD VGH (V) VGH_AD VGH (V)												
Description														
				0 1	1 1	0				14 15	4			
	2 12 6 Reserved 3 13 7 Reserved													
Restriction		1	nter co	mmand	shoul	d be se	et high t	o enab	le this	comma	and			
					5	Status				Availa	bility			
				Mode C						Ye				
Register		-		Mode C					-	Ye				
Availability		-		Mode C Mode C					-	Ye Ye				
			artiari	vioue C		ep In	OH, SI	sep Ou		Ye				
					3.30	- 1" "'					-	I		
			Status				Г	Oof out	Value					
Default	Status Default Value Power On Sequence 8'h23													
Dolauit		Power On Sequence HW Reset						8'h						
					1			<u> </u>						

GC9107 Datasheet V1.2 129 / 144



6.3.11. VGL_SET (E9h)

E9h						VGL	_SET					
	D/C	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Commond	X	X	X	4	4	4	0	4			4	Ε0
Command 1 st	0	1	1	1	1	1	0	1	0	0	1	E9
Parameter	1	1	1	0	1	0	0	0	D2A	_VGLS	[2:0]	43
		ve acc		"E9h"	' , bit [1] of "E	32h" n	eed be	set to	1		
D			V	GL_A) V	GL (V)	VGL	_AD	VGL	(V)		
Description				0		-7.5	4	4	-10.	5		
				1		-8.5	;	5	-11.	0		
				2		-9.5		6	-12.			
				3	-	-10.0 7 -13.0						
Restriction		l:	nter co	mmano	d shoul	d be se	t high t	o enab	ole this	comma	and	
					9	Status				Availa	bility	
		N	lormal	Mode (On, Idle	e Mode	Off, SI	еер Оі	ut	Ye	s	
Register		-				e Mode		•	-	Ye		
Availability		-				Mode				Ye		
		F	Partial I	Mode C		Mode	On, Sle	eep Ou	ıt	Ye	_	
					Sie	ep In				Ye	S	
		Status Default Value										
Default	Р	ower (On Seq	uence				8'h	43			
		HV	N Rese	et		-		8'h	43			



6.3.12. AVDD_VCL_SET (E2h)

E2h						AVDI	D_SET					
	D/C X	RD X	WR X	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	1	1	0	0	0	1	0	E2
1 st Parameter	1	1	↑	0	1	1	0	1	1	0	1	6D
2 nd Parameter	1	1	1	0	1	1	0	1	1	1	0	6E
3 rd Parameter	1	1	1	0	AVD	D_AD	[2:0]	0	VC	L_AD [2:0]	45

To have access to "E2h", bit [2] of "B1h" need be set to 1

AVDD_AD[2:0]:

AVDD_AD	AVDD (V)	AVDD_AD	AVDD (V)
0	4.3	4	5.0
1	4.5	5	5.1
2	4.7	6	5.2
3	4.9	7	5.3

Description

VCL_AD [2:0] :

VCL_AD	VCL(V)	VCL_AD	VCL(V)
0	-1.5	4	-1.9
1	-1.6	5	-2.0
2	-1.7	6	-2.1
3	-1.8	7	-2.2

Restriction Inter command should be set high to enable this command

Register
Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	24'h6D6E45
HW Reset	24'h6D6E45

GC9107 Datasheet V1.2 131 / 144



6.3.13. **SET_GAMMA1 (F0h)**

F1h		SET_GAMMA1										
	D/C X	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	1	1	1	0	0	0	0	03
1 st Parameter	1	1	1	0	0			vr2_	n[5:0]			2E
2 nd Parameter	1	1	↑	0			vr2	20_n[6	:0]			2C
3 rd Parameter	1	1	1	0	0	vr3	36_n[2	::0]	vr	27_n[2:	0]	3F
4 th Parameter	1	1	↑	0		vr43_n[6:0]						C8
5 th Parameter	1	1	↑		vr50_n	n[3:0] vr13_n[3:0]					14	
6 th Parameter	1	1	↑	0	0	vr61_n[5:0]					18	
7 th Parameter	1	1	↑	0	0	vr62_n[5:0]					60	
8 th Parameter	1	1	↑	j0_n	[1:0]	j1_n	[1:0]		vr0_	n[3:0]		00
9 th Parameter	1	1	↑	0	0			vr1_	n[5:0]			08
10 th Parameter	1	1	↑	0	0	0		V	r4_n[4	:0]		0D
11 th Parameter	1	1	↑	0	0	0 vr6_n[4:0]					18	
12 th Parameter	1	1	↑	0	0	0	0 vr57_n[4:0]					14
13 th Parameter	1	1	↑	0	0	0 vr59_n[4:0]					1F	
14 th Parameter	1	1	↑	0	0	0 vr63_n[4:0]					03	
Description	To have access to "F0h", bit [0] of "B3h" need be set to 1 ription Set the positive voltage to adjust the gamma characteristics of the TFT panel.											
Restriction		Inter_command should be set high to enable this command										



	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes



6.3.14. **SET_GAMMA2** (F1h)

F1h		SET_GAMMA2										
	D/C X	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	1	1	1	1	0	0	0	1	03
1 st Parameter	1	1	↑	0	0			vr2_	p[5:0]			2B
2 nd Parameter	1	1	↑	0			vr2	20_p[6	:0]			24
3 rd Parameter	1	1	1	0	0	vr3	36_p[2	:0]	vr	27_p[2:	0]	41
4 th Parameter	1	1	↑	0			vr4	l3_p[6	:0]			C5
5 th Parameter	1	1	1		vr50_p	p[3:0] vr13_p[3:0]					13	
6 th Parameter	1	1	1	0	0	vr61_p[5:0]					17	
7 th Parameter	1	1	↑	0	0	vr62_p[5:0]					A0	
8 th Parameter	1	1	↑	j0_p	[1:0]	j1_p	[1:0]		vr0_	p[3:0]		01
9 th Parameter	1	1	1	0	0	vr1_p[5:0]				0B		
10 th Parameter	1	1	1	0	0	0		V	r4_p[4	:0]		0C
11 th Parameter	1	1	1	0	0	0		V	r6_p[4	:0]		19
12 th Parameter	1	1	1	0	0	0	0 vr57_p[4:0]					16
13 th Parameter	1	1	1	0	0	0	0 vr59_p[4:0]				1F	
14 th Parameter	1	1	1	0	0	0	0 vr63_p[4:0]					03
Description	To have access to "F1h", bit [1] of "B3h" need be set to 1 Set the negetive voltage to adjust the gamma characteristics of the TFT panel.											
Restriction		Int	er_comm	and sh	ould be	set hi	gh to e	enable	this c	omman	d	




	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes



7. Application

7.1. APPLICATION CIRCUIT





8. Electrical Characteristics

8.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9107 is used out of the absolute maximum ratings, GC9107 may be permanently damaged. To use GC9107 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9107 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Digital Operating voltage	VCORE	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	17.5~+28.0
Logic input voltage range	VIN	V	-0.3~VDDI+0.3
Logic output voltage range	VO	V	-0.3~VDDI+0.3
Operation temperature	Topr	$^{\circ}$	-40~+80
Storage temperature	Tstg	$^{\circ}$	-55~+110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded.

Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



8.2. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be power down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum

120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.


Note 1: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

Note 2: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep

Out command. Also between receiving Sleep In command and Power Off Sequence.

Note 3: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below





8.3. DC Characteristics

General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note		
	F	ower a	nd Operation Vo	oltage					
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2		
Logic Operating Voltage	IOVCC	>	I/O supply voltage	1.65	2.8	3.3	Note2		
Digital Operating voltage	VCORE	>	Digital supply voltage	-	1.8	ı	Note2		
Gate Driver High Voltage	VGH	>	-	10.0	ı	15.0	Note3		
Gate Driver Low Voltage	VGL	>	-	-13.0	ı	-7.5	Note3		
Driver Supply Voltage	-	>	VGH-VGL	17.5	ı	28.0	Note3		
Input and Output									
Logic High Level Input Voltage	VIH	٧	-	0.7*VD DI	-	VDDI	Note1,2,3		
Logic Low Level Input Voltage	VIL	V	-	VSS	-	0.3*V DDI	Note1,2,3		
Logic High Level Output Voltage	VOH	٧	IOL=-1.0mA	0.8*VD DI	ı	VDDI	Note1,2,3		
Logic Low Level Output Voltage	VOL	>	IOL=1.0mA	VSSR	ı	0.2*V DDI	Note1,2,3		
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3		
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3		
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSSR	-0.1	-	+0.1	Note1,2,3		
		5	Source Driver						
Gamma Reference Voltage	VREG	٧	-	2.92	-	5.19	-		

Note 1: VDDI=1.65 to 3.3V, VDD=2.5 to 3.3V, VSSA=VSSR=0V, Ta=-30 to 70 (to +85 no damage) $^{\circ}$ C Note2: Please supply digital VDDI voltage equal or less than analog VDD voltage.

Note3 When the measurements are performed with LCD module. Measurement Points are like Note3. Note4 VDD=2.6V




Note5 VDD=3.3V

Note6 The Max. Value is between with Note 4 measure point and Gamma setting value



8.4. AC Characteristics


8.4.1. Display Parallel 8-bit Interface Timing Characteristics (8080)




Signal	Symbol	Parameter	min	max	Unit	Description
tast		Address setup time	0	-	ns	
DCX	taht	Address hold time(Write/Read)	0	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
CSX	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	34	-	ns	
WRX	twrh	Write Control pulse H duration	17	-	ns	
	twrl	Write Control pulse L duration	17	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX(FM)	trdhfm	Read Control H duration(FM)	90	-	ns	
	trdlfm	Read Control L duration(FM)	355	-	ns	_

RDX(ID)	trc	Read Cycle (ID)	160	-	ns	
	trdh	Read Control H pulse	90	-	ns	
		duration				
	trdl	Read Control L pulse	45	-	ns	
		duration				
D[7:0]	tdst	Write data setup time	10	-	ns	For
	tdht	Write data hold time	10	-	ns	maximum
	trat	Read access time	-	40	ns	CL=30pF
	tratfm	Read access time	-	340	ns	For minimum
	trod	Read output disable time	20	80	ns	CL=8pF

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, VSSR=0V




CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.


Write to read or read to write timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.




8.4.2. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	10	-	ns	
	tshw	SCL "H" Pulse Width (Write)	5	-	ns	
	tslw	SCL "L" Pulse Width (Write)	5	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA/SDI	tsds	Data setup time (Write)	5	-	ns	
(Input)	tsdh	Data hold time (Write)	5	-	ns	
SDA/SD0	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	10	50	ns	
CSX	tscc	SCL-CSX	10	-	ns	
	tchw	CSX "H" Pulse Width	20	-	ns	
	tcss	CSX-SCL Time	40	-	ns	
	tcsh		10	-	ns	


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, VSSA=VSSR=0V



GC9107 Datasheet V1.2



8.4.3. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	20	-	ns	
	tcsh	Chip select hold time (Read)	40	-	ns	
SCL	twc	Serial Clock Cycle (Write)	10	-	ns	
	twrh	SCL "H" Pulse Width (Write)	5	-	ns	
	twrl	SCL "L" Pulse Width (Write)	5	-	ns	
	trc	Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CX	tas	D/CX setup time	10	-	ns	
	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI	tds	Data setup time (Write)	5	-	ns	
(Input)	tdh	Data hold time (Write)	5	-	ns	
SDA/SD0 (Output)	tacc	Access time (Read)	10	-	ns	For maximum
	toh	Output disable time (Read)	20	50	ns	CL=30pF For minmum CL=8pF

Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.3V, VSSA=VSSR=0V

