

STW20NM50FD

N-CHANNEL 500V - 0.22Ω - 20A TO-247 FDmesh™ Power MOSFET (with FAST DIODE)

TYPE	V _{DSS}	R _{DS(on)}	I _D
STW20NM50FD	500V	<0.25Ω	20 A


- TYPICAL $R_{DS}(on) = 0.22\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS




The FDmesh™ associates all advantages of reduced on-resistance and fast switching with an intrinsic fast-recovery body diode. It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.



 ZVS PHASE-SHIFT FULL BRIDGE CONVERTERS FOR SMPS AND WELDING EQUIPMENT





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V _{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	500	V
V _{GS}	Gate- source Voltage	±30	V
I _D	Drain Current (continuos) at T _C = 25°C	20	Α
I _D	Drain Current (continuos) at T _C = 100°C	14	Α
I _{DM} (●)	Drain Current (pulsed)	80	Α
P _{TOT}	Total Dissipation at T _C = 25°C	214	W
	Derating Factor	1.42	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	20	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
T _j	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1)I_{SD} \leq 20A, di/dt \leq 400A/µs, V_{DD} \leq V_{(BR)DSS}, T_j \leq T_{JMAX}. (*)Limited only by maximum temperature allowed

June 2002

STW20NM50FD

THERMAL DATA

F	Rthj-case	Thermal Resistance Junction-case Max	0.585	°C/W
F	Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
	T_I	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	10	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V)	700	mJ

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	500			V
I _{DSS}	Zero Gate Voltage	V _{DS} = Max Rating			1	μA
	Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, T _C = 125 °C			10	μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 30V$			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 10A		0.22	0.25	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 10A$		9		S
Ciss	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		1380		pF
Coss	Output Capacitance			290		pF
C _{rss}	Reverse Transfer Capacitance			40		pF
C _{oss eq.} (2)	Equivalent Output Capacitance	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$		130		pF
R _g	Gate Input Resistance	f=1 MHz Gate DC Bias=0 Test Signal Level=20mV Open Drain		2.8		Ω

47/₀ 2/8

Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSs}.

ELECTRICAL CHARACTERISTICS (CONTINUED) SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 250V, I _D = 10 A		22		ns
t _r	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		20		ns
Qg	Total Gate Charge	$V_{DD} = 400V, I_D = 20A,$		38	53	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = 10V$		18		nC
Q_{gd}	Gate-Drain Charge			10		nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{r(Voff)}	Off-voltage Rise Time	$V_{DD} = 400V, I_D = 20 A,$		6		ns
t _f	Fall Time	$R_G = 4.7\Omega$, $V_{GS} = 10V$ (see test circuit, Figure 5)		15		ns
t _c	Cross-over Time	(See test sheart, Figure 5)		30		ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				20	Α
I _{SDM} (2)	Source-drain Current (pulsed)				80	Α
V _{SD} (1)	Forward On Voltage	I _{SD} = 20 A, V _{GS} = 0			1.5	V
t _{rr}	Reverse Recovery Time	I _{SD} = 20 A, di/dt = 100A/μs,		245		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 60 \text{V}, T_j = 150 ^{\circ}\text{C}$ (see test circuit, Figure 5)		2		μC
I_{RRM}	Reverse Recovery Current	(See test offeart, Figure 3)		16		Α


Note: 1. Pulsed: Pulse duration = $300 \mu s$, duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


Safe Operating Area




Thermal Impedance




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance



Gate Charge vs Gate-source Voltage




Capacitance Variations




4/8


Normalized Gate Thereshold Voltage vs Temp.



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



A7/.

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/8

TO-247 MECHANICAL DATA

DIM		mm.			inch		
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.	
Α	4.85		5.15	0.19		0.20	
D	2.20		2.60	0.08		0.10	
Е	0.40		0.80	0.015		0.03	
F	1		1.40	0.04		0.05	
F1		3			0.11		
F2		2			0.07		
F3	2		2.40	0.07		0.09	
F4	3		3.40	0.11		0.13	
G		10.90			0.43		
Н	15.45		15.75	0.60		0.62	
L	19.85		20.15	0.78		0.79	
L1	3.70		4.30	0.14		0.17	
L2		18.50			0.72		
L3	14.20		14.80	0.56		0.58	
L4		34.60			1.36		
L5		5.50			0.21		
М	2		3	0.07		0.11	
V		5°			5°		
V2		60°			60°		
Dia	3.55		3.65	0.14		0.143	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

477.