

Project: Crypto Cracking with Hardware

Assigned: Wednesday 10/24; Due **Friday 12/3** (midnight)

Instructor: James E. Stine, Jr.

1. Introduction

This project is meant to be an encompassing project that gives you the full experience of all that you learned in this course. It will bring ideas that we covered as well as had within laboratories. It will also try to reinforce all the skills you learned during your time in laboratory.

We will revisit using security hardware again but in this setting we will have an idea of what security system is in place. For this laboratory, you will revisit Laboratory 2 along with Finite State Machines to break or “crack” a security system based on knowing the plaintext and ciphertext message. Unfortunately, you will not know the key, so it will be up to you to crack that message by using your skills as hardware engineers. The key will also be different for each Team, so you must locate the correct plaintext and ciphertext message to utilize for cracking the key.

Cracking although can be somewhat an illegal activity actually has roots in using debugging and analytical skills to improve a system. You will have to utilize all your digital skills to build a complete digital system to break this system. Sometimes this is called a “cracker” as it “cracks” the system in its operability. This idea is actually somewhat similar to what current bitcoin mining is doing.

Since we are reusing the ideas from our previous laboratory, you should be familiar with the basics of the S-DES. The only difference is that we will provide the complete S-DES design for you to use. You just have to put the surrounding logic and specific control logic. There are also options to handle extra credit options as well as prizes for the best design.

The S-DES [1] symmetric-key algorithm involves five functions: an initial permutation (IP); a complex function labeled f_K , which involves both permutation and substitution operations and depends on a key input; a simple permutation function that switches (SW) the two halves of the data; the function f_K again; and finally a permutation function that is the inverse of the initial permutation (IP^{-1}). Although this sounds complicated, it is just simple blocks where the inputs are used to produce outputs (all in bits).

The only difference for this laboratory is that you will **not** know the key – your job, if you choose to accept it, is to “crack” the key given you know the plaintext and ciphertext. Each group will be given a different key so that the cracking will be different for each group. This project is not difficult if you take a systematic approach to the unit and use proper datapath and control logic to make sure things work smoothly.

2. Basic Implementation

As stated previously, we are going to use our previous lab but we are going to provide the complete S-DES encryption/decryption hardware. You will have two basic elements you have to complete to do the project correctly. They are the following:

1. Build a top-level module according to Figure 1.
2. Add control logic to have your cracker work correctly.
3. Determine the correct key hopefully in a reasonable amount of time.

The basic project will be accepted as the final project. However, you also have the opportunity to do extra credit to make up for a missing homework or a bad test score. This will not be required but can be used for extra credit.

The basic idea for the inputs and output includes your move which you should add through the switches. As done previously in your labs, you will need some way of encoding a 3-bit plaintext and ciphertext into the switches. You are welcome to hard code these values into your design as they will be fixed for each team. Since




Figure 1: High-level Design of the Top Module (the dotted blue line is the basic engine for the cracker)

Signal	Designation	Size [bits]	Description
plaintext	Input	8	plaintext
ciphertext	Input	8	ciphertext
Start	Input	1	Start “cracking”
Found	Output	1	Found key signal
Key	Output	10	Missing key
working	Output	1	Signal indicating its working

Table 1: Input/Output Signals

there are only 8 switches, it would be easier to encode this as a 3-bit value for the 8-bit plaintext/ciphertext. The suggested signals are listed in the Table in Table 1, however, they may be modified as needed.

The key signal is the **Start** signal that will initiate the cracking to begin. So, the process would be the following for the “cracker”:

1. A user would key a 8-bit input to plaintext and ciphertext based on your group (Consult the attached document that lists the inputs for each group).
2. The **start** signal would be pushed or enabled to start trying to find the missing key.
3. After a set amount of time, the system would respond with the correct key given the plaintext and ciphertext.

Again, the `sdes.sv` module should be intact and not have to be changed. You will have to add a couple of registers that will be provided but the Enable has to be designed within the control signals from the control logic similar to what was discussed in class.

2.1 Storing Data

As mentioned in class, storing data into registers is handled by the control logic. Without the control logic, it is very hard for the datapath element to work properly. So, you will be tasked to make sure that the registers get enabled properly.

An enable flip flop or register is just a register that stores data **only** if the **EN** signal is asserted. That is if **EN=0** any input is not stored into the register and whatever was inside the register continues to be stored as long as the power is on. In order to get this to work correctly, you should make sure you use good techniques for asserting this **EN** signals from the control logic.

To store data into the registers **Key** and **Ciphertext?** registers, you should store the data if the user has hit the **Start** signal. But, as explained in class, this should only be done at the right time and not allow multiple stored data. The best way to do this is rely on the **EN** signal and store the value based on your FSM. The **working** and **Found** signals can be used to help you with this to monitor the cracking. The process should continue until the datapath compares the computed ciphertext with the given ciphertext and they are equal. Then, it should store the correct key into the **Key** register. In other words, a comparator is utilized to indicate to the FSM that it should stop and store the final result. There are many ways to build a comparator in SystemVerilog utilizing what we learned in this class, however, Chapter 5 in our textbook [2] discusses some other mechanisms that work well.

For your Finite State Machine (FSM), you should use the **Found** signal from the comparator and the **Start** key initiated by the user to help control the FSM. There are many solutions to obtaining the correct FSM design, as the best design is one that obviously works. It is also important that, as discussed in class, you use some intelligence into your FSM by allowing your FSM to be clocked on the opposite edge of the clock. In addition, you should build intelligence into your FSM so it does not continually try to “crack” the key based on a given plaintext and ciphertext.

2.2 Counters

Counters are important in that they are sequential logic that provides a good mechanism to count values. In fact, some embedded devices use counters, called watchdog timers, to help make sure users interact with devices within a given amount of time. For this project, you will use an up/down/load counter that I will give you.

This counter will be utilized for generating the key and augmenting the key to the next value if it is not the correct value. Although there are many ways to design counters, I have given you a design that works along with a sample testbench so you can see how it works. This counter is also parameterized so you can change the value you count as well as possibly load a value (perhaps, for use with the extra credit).

The Up/Down/Load (UDL) counter, shown in Figure 2 counts up or down provided the **up** or **down** signal is asserted, respectively. This is provided that a valid clock is given to its input **clk**. The SystemVerilog in Figure 2 also has a neat feature that allows a pre-determined value to be loaded into the counter via the **in** signal when **load** is asserted.

The counter along with the flip flops are all given to you. They are also parameterized based on the **WIDTH** defined value, as discussed in class. It would be advisable to use the **flop_enr** flip flop as it has an enable and reset pin that you should utilize along with the FSM.

3. Tasks

Most of the modules have been given to you to help you understand the problem better. In fact, we have given much of the project for you in this text. You just have to implement and test it with a testbench. The tasks of the project are as follows:

1. To make things work effectively and not cause any issues, it may be prudent to have the plaintext and ciphertext registered. You can, of course, hard code these values in to make it easier, if needed.
2. Integrate Figure 1 with the **sdes.sv** module. Although you could design the next step, it is easier to test your design without the control logic first. I would recommend using this approach by adding the control signals verbatim in the testbench before integrating the FSM in the next step.
3. Design a control logic presumably with a FSM to have it work correctly.
4. Integrate both the datapath from Step 1 and the control logic from Step 2 using the clocking methodology discussed in class. You can call this design **top.sv**. This should have both your datapath and control logic in it.

```

module UDL_Count #(parameter WIDTH=8)
  (clk, rst, up, down, load, in, out) ;

  input logic      clk;
  input logic      rst;
  input logic      up;
  input logic      down;
  input logic      load;
  input logic [WIDTH-1:0] in;

  output logic [WIDTH-1:0] out;

  logic [WIDTH-1:0] next;

  flop #(WIDTH) count(clk, next, out);

  always_comb begin
    if (rst)
      next = {WIDTH{1'b0}};
    else if (load)
      next = in;
    else if (up)
      next = out + 1'b1;
    else if (down)
      next = out - 1'b1;
    else
      next = out;
  end // always@ *
endmodule

```

Figure 2: Up/Down/Load (UDL) counter in SystemVerilog

5. Test your design completely with a testbench.
6. Once your design completely works, implement the design on the DSDB board. You should probably use the switches, push buttons, LEDs and also use the seven segment display to output **plaintext**, **ciphertext** and **Key**. Remember, to use the LEDs to help you debug your design.

Again, the process here is not difficult. If you need to work out any of the procedures or ask me to inspect your design, I would recommend stopping by to ask questions or advice. I would not advise waiting until the last week to start as I might be busy with end-of-the-semester duties and starting early is the best practice.

Each team will be given a different key based on a plaintext and ciphertext. This is documented in an additional document that lists the message and its associated ciphertext by Team. Please consult this document to make sure you are using the right values as it will impact your final score.

3.1 Extra Credit

There are lots of opportunities for extra credit with this project. But, please, first focus on completing the baseline project before attempting the extra credit option. One of the advantages of digital logic is that many bits can be computed in parallel and then chosen later to be correct or incorrect. The blue blox in Figure 1 can be replicated as many times as needed to compute the design faster.

Because Field Programmable Gate Arrays (FPGAs) can contain many millions of logic gates, you could theoretically replicate this blue block several times to compute the key much faster. However, you will have to think about how to distribute the random key generation to test it quicker and more efficiently. A recommendation is to use the logarithmic approach we saw in class with the shifter to help create a more efficient method for implementing this approach.

However, replicating the design in Figure 1 also necessitates careful redesign of the FSM/control logic to make sure the correct key is produced. For those that want to try this option, I will give a prize for the

design that produces the key in the smallest number of steps.

4. Demo and Lab Report

Since you have almost six weeks to complete the project, I am asking both a final report and video demo of your design. You can easily create a video on your cell phone that is no more than 10 minutes that encapsulates your design and how it works. Please work consistently throughout the final weeks of the semester to make sure you complete the project on time.

I will also give extra credit to those that put a little effort into making an outstanding video and showcasing their project in detail. You could also potentially discuss other symmetric and asymmetric key algorithms and how DES laid the groundwork for other more current cryptographic algorithms, such as the Advanced Encryption Standard [3].

You are also required to submit a final report of your design using the lab rubric. You should remember to submit both your lab report and video report to Canvas for your team, but please also submit your team evaluation, as well. Beware; no late projects will be accepted and if you miss submitting your project on time, you will receive a 0 for your project grade! This procedure should be similar to what you are using for your labs. You should also take a printout of your waveform from your ModelSim simulation. Only one of your team members should upload the files, lab report, and team assessment. Also, please make sure you hand in all files, including your HDL, testbenches, and other important files you wish for us to see.

Please contact the James Stine (james.stine@okstate.edu) for more help. Your code should be readable and well-documented. In addition, please turn in additional test cases or any other added item that you used. Please also remember to document everything in your Lab Report using the information found in the Grading Rubric.

References

- [1] National Institute of Standards and Technology, “Data Encryption Standard (DES),” 1999.
- [2] Sarah Harris and David Harris, *Digital Design and Computer Architecture: ARM Edition*, Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1st edition, 2015.
- [3] Christof Paar and Jan Pelzl, *Understanding Cryptography: A Textbook for Students and Practitioners*, Springer Publishing Company, Incorporated, 1st edition, 2009.