Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Loadmem/Fesvr behavior #1407

Open
jerryz123 opened this issue Jan 26, 2023 · 0 comments
Open

Loadmem/Fesvr behavior #1407

jerryz123 opened this issue Jan 26, 2023 · 0 comments
Labels
enhancement New feature or request

Comments

@jerryz123
Copy link
Contributor

Follows up on #1401

The current loadmem/fesvr setup is quite fragile.

  • SerialBridge, which instantiates fesvr, doesn't know anything about the underlying implementation of target memory (it might not even be FPGA-DRAM)
  • LoadMem doesn't know the target address map, LoadMem talks directly to DRAM through the host address map
@jerryz123 jerryz123 added the enhancement New feature or request label Jan 26, 2023
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

No branches or pull requests

1 participant