Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Add sifive_x280 configuration #737

Merged
merged 11 commits into from
Nov 3, 2023
Merged

Add sifive_x280 configuration #737

merged 11 commits into from
Nov 3, 2023

Commits on Oct 12, 2023

  1. Initial commit for sifive_x280 configuration.

    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 12, 2023
    Configuration menu
    Copy the full SHA
    025c7e6 View commit details
    Browse the repository at this point in the history

  2. Added whitespace and other formatting fixes

    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 12, 2023
    Configuration menu
    Copy the full SHA
    3a105de View commit details
    Browse the repository at this point in the history

  3. Restore changes from sifive-blis-private#28

    @Aaron-Hutchinson
    Michael Yeh authored and Aaron-Hutchinson committed Oct 12, 2023
    Configuration menu
    Copy the full SHA
    a0ec386 View commit details
    Browse the repository at this point in the history

  4. Merge pull request #1 from sifive/pr/ahutchinson/whitespace_fixes 

    Added whitespace and other formatting fixes
    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 12, 2023
    Configuration menu
    Copy the full SHA
    efd65d3 View commit details
    Browse the repository at this point in the history

  5. Merge pull request #2 from sifive/myeh/invscalv_scrub2 

    Restore changes from sifive-blis-private#28
    @myeh01 @Aaron-Hutchinson
    myeh01 authored and Aaron-Hutchinson committed Oct 12, 2023
    Configuration menu
    Copy the full SHA
    8663e95 View commit details
    Browse the repository at this point in the history

Commits on Oct 14, 2023

  1. Updated RISC-V intrinsics to match LLVM 17.0.2 (#5) 

    * Updated RISC-V intrinsics to match LLVM 17.0.2
    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 14, 2023
    Configuration menu
    Copy the full SHA
    e0f6f4f View commit details
    Browse the repository at this point in the history

Commits on Oct 17, 2023

  1. Updated cache tile sizes and added packing kernels (#6)

    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 17, 2023
    Configuration menu
    Copy the full SHA
    9009528 View commit details
    Browse the repository at this point in the history

Commits on Oct 31, 2023

  1. Updated CI settings for sifive_x280 (#7)

    @Aaron-Hutchinson
    Aaron-Hutchinson committed Oct 31, 2023
    Configuration menu
    Copy the full SHA
    61784f1 View commit details
    Browse the repository at this point in the history

Commits on Nov 1, 2023

  1. Fixed type in do_riscv.sh cases (#8)

    @Aaron-Hutchinson
    Aaron-Hutchinson committed Nov 1, 2023
    Configuration menu
    Copy the full SHA
    752b942 View commit details
    Browse the repository at this point in the history

Commits on Nov 2, 2023

  1. Minor reorder of 'sifive_x280' kernel set.

    @fgvanzee
    fgvanzee committed Nov 2, 2023
    Configuration menu
    Copy the full SHA
    5e2a914 View commit details
    Browse the repository at this point in the history

Commits on Nov 3, 2023

  1. CREDITS file update.

    @fgvanzee
    fgvanzee committed Nov 3, 2023
    Configuration menu
    Copy the full SHA
    2d26d99 View commit details
    Browse the repository at this point in the history