

Figure 5-2. IDT Gate Descriptors