Table 5-1. Protected-Mode Exceptions and Interrupts (Contd.)					
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are model dependent. <sup>4</sup>
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions <sup>5</sup>
20-31	_	Intel reserved. Do not use.			
32- 255	_	User Defined (Non- reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruction.
NOTES:					
1. The UD2 instruction was introduced in the Pentium Pro processor.					
2. Processors after the Intel386 processor do not generate this exception.					
3. This exception was introduced in the Intel486 processor.					
4. This exception was introduced in the Pentium processor and enhanced in the P6 family processors.					
5. This exception was introduced in the Pentium III processor.					