SIMD Parte 1

Saturación, Empaquetado, Extensión y Mascaras

David Alejandro González Márquez

Departamento de Computación Facultad de Ciencias Exactas y Naturales Universidad de Buenos Aires

Introducción

- Vamos a resolver algoritmos utililzando instrucciones vectoriales.
- Debemos **conocer** las instrucciones que tenemos disponibles.
- y las **técnicas** para pensar algoritmos desde la operatoria vectoriales.

Registros y tipos de datos

- Registros:

XMM0 a XMM15 de 128 bits (16 bytes)


- Tipos de datos:

Enteros: 8, 16, 32, 64 y 128.


Float: 32 (Float) y 64 (Double).

MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles


MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles




MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles




MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles




MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles




MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles



MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles



MOVD	MOVQ	Move Doubleword/Quadword
MOVSS	MOVSD	Moves a 32bits Single FP/64bits Double FP
MOVDQA	MOVDQU	Moves aligned/unaligned double quadword
MOVAPS	MOVUPS	Moves 4 aligned/unaligned 32bit singles
MOVAPD	MOVUPD	Moves 2 aligned/unaligned 64bit doubles



PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword

PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword

PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword


Ejemplos:

PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword

Ejemplos:

PMOVSXBD xmm0, xmm0






PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword

Ejemplos:


PMOVSXBD xmm0, xmm0 v PMOVZXWD xmm0, [data] v



PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword

Ejemplos:

PMOVSXBD xmm0, xmm0 ✓
PMOVZXWD xmm0, [data] ✓
PMOVZXDQ xmm0, xmm1 ✓



PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDO	packed sign/zero extension word to doword
FINOVSKDQ	FINOVZXDQ	packed sign/zero extension word to adword

Ejemplos:

```
PMOVSXBD xmm0, xmm0 \checkmark PMOVZXWD xmm0, [data] \checkmark PMOVZXDQ xmm0, xmm1 \checkmark PMOVZXQD xmm0, xmm0 \times Instrucción invalida.
```

PMOVSXBW	PMOVZXBW	packed sign/zero extension byte to word
PMOVSXBD	PMOVZXBD	packed sign/zero extension byte to dword
PMOVSXBQ	PMOVZXBQ	packed sign/zero extension byte to qword
PMOVSXWD	PMOVZXWD	packed sign/zero extension word to dword
PMOVSXWQ	PMOVZXWQ	packed sign/zero extension word to qword
PMOVSXDQ	PMOVZXDQ	packed sign/zero extension word to dqword


Ejemplos:

PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer


PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer

Ejemplos:


PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer




PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer



PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer



PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAXUW	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer



PADDB	PADDW	PADDD	PADDQ	Add Integer
PSUBB	PSUBW	PSUBD	PSUBQ	Sub Integer
PMULHW	PMULLW			Mul Integer Word
PMULHD	PMULLD			Mul Integer Dword
PMINSB	PMAXSB	PMINUB	PMAXUB	Max and Min Integer
PMINSW	PMAXSW	PMINUW	PMAX <mark>U</mark> W	Max and Min Integer
PMINSD	PMAXSD	PMINUD	PMAXUD	Max and Min Integer

Ejemplos:

PABSB	
PABSW	Absolute for 16 bit Integers
PABSD	Absolute for 32 bit Integers


PABSB	Absolute for 8 bit Integers
PABSW	Absolute for 16 bit Integers
PABSD	Absolute for 8 bit Integers Absolute for 16 bit Integers Absolute for 32 bit Integers

Ejemplos:

PABSB	Absolute for 8 bit Integers
PABSW	Absolute for 8 bit Integers Absolute for 16 bit Integers
PABSD	Absolute for 32 bit Integers

Ejemplos:


PABSD xmm0, xmm0 ✓



PABSB	Absolute for 8 bit Integers
PABSW	Absolute for 16 bit Integers
PABSD	Absolute for 8 bit Integers Absolute for 16 bit Integers Absolute for 32 bit Integers

Ejemplos:

```
PABSD xmm0, xmm0 √
PABSD xmm0, [data] √
```



PABSB	Absolute for 8 bit Integers
PABSW	Absolute for 16 bit Integers
PABSD	Absolute for 8 bit Integers Absolute for 16 bit Integers Absolute for 32 bit Integers

Ejemplos:

```
PABSD xmm0, xmm0
PABSD xmm0, [data]
```

PABSD [data], xmm0

Modo de direccionamiento invalido.

Ejemplo

Suma Uno

Dado un vector de n enteros sin signo de 16 bits. Incrementa en 1 unidad cada uno y almacena el resultado en un vector de 16 bits.

Considerar $n \equiv 0 \pmod{8}$.

void suma1(uint16_t *vector, uint16_t *resultado, uint8_t n)

```
section .rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
```

```
section .rodata
uno: times 8 dw 1

section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
```

```
section .rodata
uno: times 8 dw 1

section .text

suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 3 ; divido por 8
```

```
section .rodata
uno: times 8 dw 1

section .text

suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 3     ; divido por 8
    movdqu xmm8, [uno] ; xmm8 = | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
    .ciclo:
```

```
section rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 3 ; divido por 8
    movdqu xmm8, [uno]; xmm8 = | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1
    .ciclo:
       movdqu xmm0. [rdi] : xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
```

```
section rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 3 ; divido por 8
    movdqu xmm8, [uno]; xmm8 = | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1
    .ciclo:
       movdqu xmm0. [rdi] : xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
       paddw xmm0, xmm8 : xmm0 = |d7+1|d6+1|d5+1|d4+1|d3+1|d2+1|d1+1|d0+1|
```

```
section rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
   movzx rcx, dx
    shr ecx, 3 ; divido por 8
    movdqu xmm8, [uno]; xmm8 = | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1
    .ciclo:
       movdqu xmm0. [rdi] : xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
       paddw xmm0, xmm8 : xmm0 = |d7+1|d6+1|d5+1|d4+1|d3+1|d2+1|d1+1|d0+1|
       movdau [rsi], xmm0
```

```
section rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
   push rbp
   mov rbp,rsp
   movzx rcx, dx
   shr ecx, 3 ; divido por 8
   .ciclo:
      movdqu xmm0. [rdi] : xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
      paddw xmm0, xmm8 : xmm0 = |d7+1|d6+1|d5+1|d4+1|d3+1|d2+1|d1+1|d0+1|
      movdau [rsi]. xmm0
      add rdi. 16
      add rsi, 16
```

```
section .rodata
uno: times 8 dw 1
section .text
suma1: ; rdi = vector, rsi = resultado, dx = n
   push rbp
   mov rbp,rsp
   movzx rcx, dx
   shr ecx, 3 ; divido por 8
   .ciclo:
      movdqu xmm0. [rdi] : xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
      paddw xmm0, xmm8 : xmm0 = |d7+1|d6+1|d5+1|d4+1|d3+1|d2+1|d1+1|d0+1|
      movdau [rsi]. xmm0
      add rdi. 16
      add rsi, 16
   loop .ciclo
   pop rbp
   ret
```

Ejemplo

Suma Dos

Dado un vector de n enteros con signo de 16 bits. Incrementa en 2 unidades cada uno y almacena el resultado en un vector de 32 bits.

Considerar $n \equiv 0 \pmod{8}$.

void suma2(int16_t *vector, int32_t *resultado, uint8_t n)

```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
```

```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 2 ; divido por 4
```

```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 2     ; divido por 4
    movdqu xmm8, [dos] ; xmm8 = | 2 | 2 | 2 | 2 | 2 |
```

```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
   movzx rcx, dx
    shr ecx, 2 : divido por 4
    movdqu \times mm8, [dos]; xmm8 = | 2 | 2 | 2 | 2 |
    .ciclo:
        pmovsxwd xmm0, [rdi]; xmm0 = | d3 | d2 | d1 | d0 |
```


```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 2 : divido por 4
    movdqu \times mm8, [dos]; xmm8 = | 2 | 2 | 2 | 2 |
    .ciclo:
       pmovsxwd xmm0, [rdi] ; xmm0 = | d3 | d2 | d1 | d0 |
       paddd xmm0, xmm8 ; xmm0 = |d3+2|d2+2|d1+2|d0+2|
       movdau [rsi]. xmm0
       add rdi, 8
       add rsi. 16
    loop .ciclo
```

```
section .rodata
dos: times 4 dd 2
section .text
suma2: ; rdi = vector, rsi = resultado, dx = n
    push rbp
    mov rbp,rsp
    movzx rcx, dx
    shr ecx, 2 : divido por 4
    movdqu \times mm8, [dos]; xmm8 = | 2 | 2 | 2 | 2 |
    .ciclo:
        pmovsxwd xmm0, [rdi] ; xmm0 = | d3 | d2 | d1 | d0 |
        paddd xmm0, xmm8 ; xmm0 = |d3+2|d2+2|d1+2|d0+2|
        movdqu [rsi], xmm0
        add rdi, 8
        add rsi. 16
    loop .ciclo
    pop rbp
    ret
```


PADDUSB PADDUSW Add Int unsigned saturation PSUBSB PSUBSW Sub Int saturation PSUBUSB PSUBUSW Sub Int unsigned saturation	PADDSB	PADDSW	Add Int saturation
	PADDUSB	PADDUSW	Add Int unsigned saturation
PSUBUSB PSUBUSW Sub Int unsigned saturation	PSUBSB	PSUB <mark>S</mark> W	Sub Int saturation
	PSUBUSB	PSUBUSW	Sub Int unsigned saturation

PADDSB	PADDSW	Add Int saturation
PADDUSB	PADDUSW	Add Int unsigned saturation
PSUBSB	PSUBSW	Sub Int saturation
PSUBUSB	PSUBUSW	Sub Int unsigned saturation

PADDSB	PADDSW	Add Int saturation
PADDUSB	PADDUSW	Add Int unsigned saturation
PSUBSB	PSUBSW	Sub Int saturation
PSUBUSB	PSUBUSW	Sub Int unsigned saturation



PADDSB	PADDSW	Add Int saturation
PADDUSB	PADDUSW	Add Int unsigned saturation
PSUBSB	PSUBSW	Sub Int saturation
PSUBUSB	PSUBUSW	Sub Int unsigned saturation



PADDSB	PADDSW	Add Int saturation
PADDUSB	PADDUSW	Add Int unsigned saturation
PSUBSB	PSUB S W	Sub Int saturation
PSUBUSB	PSUBUSW	Sub Int unsigned saturation

```
PADDSW xmm0, xmm0 \checkmark PSUBUSB xmm0, [data] \checkmark PSUBSW [data], xmm0 \times Modo de direccionamiento invalido.
```

Ejemplo

Suma Tres

Dado un vector de n enteros con signo de 16 bits. Incrementa en 3 unidades cada uno y almacena el resultado en el mismo vector de forma saturada.

Considerar $n \equiv 0 \pmod{8}$.

void suma3(int16_t *vector, uint8_t n)

```
section .rodata
tres: times 8 dw 3
section .text
suma3: ; rdi = vector, rsi = n
   push rbp
   mov rbp,rsp
   movzx rcx, si
    shr ecx, 3 ; divido por 8
   movdqu xmm8, [tres]; xmm8 = | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
    .ciclo:
       movdqu xmm0, [rdi] ; xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
```

```
section .rodata
tres: times 8 dw 3
section .text
suma3: ; rdi = vector, rsi = n
    push rbp
    mov rbp,rsp
    movzx rcx, si
    shr ecx, 3 ; divido por 8
    movdqu xmm8, [tres]; xmm8 = | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
    .ciclo:
        movdqu xmm0, [rdi] ; xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
        paddsw xmm0, xmm8 : xmm0 = \frac{1}{3}\frac{1}{6}+3\frac{1}{3}\frac{1}{3}+3\frac{1}{3}\frac{1}{3}+3\frac{1}{3}\frac{1}{3}
```

```
section .rodata
tres: times 8 dw 3
section .text
suma3: ; rdi = vector, rsi = n
   push rbp
   mov rbp,rsp
   movzx rcx, si
   shr ecx, 3 ; divido por 8
   movdqu xmm8, [tres]; xmm8 = | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
   .ciclo:
       movdqu xmm0, [rdi] ; xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
       paddsw xmm0, xmm8 : xmm0 = |d7+3|d6+3|d5+3|d4+3|d3+3|d2+3|d1+3|d0+3|
       movdqu [rdi], xmm0
       add rdi, 16
   loop .ciclo
```

```
section .rodata
tres: times 8 dw 3
section .text
suma3: ; rdi = vector, rsi = n
   push rbp
   mov rbp,rsp
   movzx rcx, si
   shr ecx, 3 ; divido por 8
   movdqu xmm8, [tres]; xmm8 = | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
   .ciclo:
       movdqu xmm0, [rdi] ; xmm0 = | d7 | d6 | d5 | d4 | d3 | d2 | d1 | d0 |
       paddsw xmm0, xmm8 : xmm0 = |d7+3|d6+3|d5+3|d4+3|d3+3|d2+3|d1+3|d0+3|
       movdqu [rdi], xmm0
       add rdi, 16
   loop .ciclo
   pop rbp
   ret
```

Ejemplo

Incrementar Brillo

Dado una imagen 32x32 pixeles de un byte en escala de grises. Incrementar el brillo de la misma en 10 unidades.

void incrementarBrillo10(uint8_t *imagen)

```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
    push rbp
    mov rbp,rsp
```

```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
   push rbp
   mov rbp,rsp
   mov rcx, (32*32 >> 4)
```

```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
   push rbp
   mov rbp,rsp
   mov rcx, (32*32 >> 4)
   movdqu xmm8, [diez] ; xmm0 = | 10 | ... | 10 |
```

```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
    push rbp
    mov rbp,rsp
   mov rcx, (32*32 >> 4)
    movdqu xmm8, [diez] ; xmm0 = | 10 | ... | 10 |
    .ciclo:
       movdau xmm0. [rdi] : xmm0 = | d15 | ... | d0 |
```

```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
    push rbp
    mov rbp,rsp
    mov rcx, (32*32 >> 4)
    movdqu xmm8. [diez] : xmm0 = | 10 | ... | 10 |
    .ciclo:
       movdau xmm0. [rdi] : xmm0 = | d15 | ... | d0 |
       paddusb xmm0, xmm8; xmm0 = |d15+10| ... |d0+10|
```


```
section .rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
    push rbp
    mov rbp,rsp
    mov rcx, (32*32 >> 4)
    movdqu xmm8. [diez] : xmm0 = | 10 | ... | 10 |
    .ciclo:
       movdau xmm0. [rdi] : xmm0 = | d15 | ... | d0 |
       paddusb xmm0, xmm8; xmm0 = |d15+10| ... |d0+10|
       movdau [rdi], xmm0
```

```
section rodata
diez: times 16 db 10
section .text
incrementarBrillo10: ; rdi = imagen
    push rbp
    mov rbp,rsp
    mov rcx, (32*32 >> 4)
    movdqu xmm8, [diez] ; xmm0 = | 10 | ... | 10 |
    .ciclo:
       movdau xmm0. [rdi] : xmm0 = | d15 | ... | d0 |
       paddusb xmm0, xmm8; xmm0 = |d15+10| ... |d0+10|
       movdau [rdi], xmm0
    add rdi, 16
    loop .ciclo
    pop rbp
    ret
```

ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values


ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values

ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values



ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values


Ejemplos:




ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values

Ejemplos:

ADDPS xmm0, [data] ✓
ADDPD xmm0, [data] ✓
ADDSS xmm0, [data] ✓



ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values



ADDPS	ADDSS	ADDPD	ADDSD	Addition of FP values
SUBPS	SUBSS	SUBPD	SUBSD	Subtraction of FP values
MULPS	MULSS	MULPD	MULSD	Multiply of FP values
DIVPS	DIVSS	DIVPD	DIVSD	Divition of FP values
MAXPS	MAXSS	MINPS	MINSS	Max and Min of Single FP values
MAXPD	MAXSD	MINPD	MINSD	Max and Min of Double FP values

Ejemplos:

SQRTSS	SQRTPS	Square root of Scalar/Packed Single FP values
SQRTSD	SQRTPD	Square root of Scalar/Packed Double FP values

		Square root of Scalar/Packed Single FP values
SQRTSD	SQRTPD	Square root of Scalar/Packed Double FP values


Ejemplos:

		Square root of Scalar/Packed Single FP values
SQRTSD	SQRTPD	Square root of Scalar/Packed Double FP values

Ejemplos:


SQRTPS xmm0, [data]






		Square root of Scalar/Packed Single FP values
SQRTSD	SQRTPD	Square root of Scalar/Packed Double FP values

Ejemplos:





		Square root of Scalar/Packed Single FP values
SQRTSD	SQRTPD	Square root of Scalar/Packed Double FP values

Ejemplos:

```
SQRTPS xmm0, [data] \checkmark SQRTSS xmm0, [data] \checkmark SQRTPD [data], xmm0 \times Modo de direccionamiento invalido.
```

Ejemplo

Normalizar Vector

Dado un vector de 128 valores positivos en punto flotante de 32 bits. Normalizar los mismos y almacenar el resultado en el mismo vector.

void normalizar(float *vector)

```
normalizar: ; rdi = float *vector
   push rbp
   mov rbp,rsp
```

```
normalizar: ; rdi = float *vector
   push rbp
   mov rbp,rsp

; (1) find max
   mov rdx, rdi
   mov rcx, (128 >> 2)     ; rcx = 128/4
   movaps xmm1, [rdx]     ; xmm1 = | f.3 | f.2 | f.1 | f.0 |
```

```
normalizar: ; rdi = float *vector
    push rbp
    mov rbp,rsp
   ; (1) find max
   mov rdx, rdi
   mov rcx, (128 >> 2); rcx = 128/4
   movaps xmm1, [rdx]; xmm1 = | f.3 | f.2 | f.1 | f.0 |
   .cicloMax:
       movaps xmm0, [rdx]; xmm0 = | f.i+3 | f.i+2 | f.i+1 | f.i+0 |
       maxps xmm1, xmm0; xmm1 = | fmax.3 | fmax.2 | fmax.1 | fmax.0 |
       add rdx, 16
   loop .cicloMax
```

```
normalizar: ; rdi = float *vector
   push rbp
   mov rbp,rsp
   : (1) find max
   mov rdx, rdi
   mov rcx, (128 >> 2); rcx = 128/4
   movaps xmm1, [rdx]; xmm1 = | f.3 | f.2 | f.1 | f.0 |
   cicloMax:
       movaps xmm0, [rdx] : xmm0 = |f.i+3| |f.i+2| |f.i+1| |f.i+0|
       maxps xmm1, xmm0; xmm1 = | fmax.3 | fmax.2 | fmax.1 | fmax.0 |
       add rdx, 16
   loop .cicloMax
   movdqu xmm0, xmm1 : xmm0 = | fmax.3 | fmax.2 | fmax.1 | fmax.0 |
   psrldq xmm0, 8 ; xmm0 = | 0 | 0 | fmax.3 | fmax.2
   maxps xmm1. xmm0 : xmm1 = | ..... | fmax.1v3 | fmax.0v2 |
```

```
normalizar: ; rdi = float *vector
   push rbp
   mov rbp.rsp
   : (1) find max
   mov rdx, rdi
   mov rcx, (128 >> 2); rcx = 128/4
   movaps xmm1, [rdx]; xmm1 = | f.3 | f.2 | f.1 | f.0 |
   cicloMax:
      movaps xmm0, [rdx] : xmm0 = |f.i+3| |f.i+2| |f.i+1| |f.i+0|
      maxps xmm1, xmm0 ; xmm1 = | fmax.3 | fmax.2 | fmax.1 | fmax.0 |
      add rdx, 16
   loop cicloMax
   movdqu xmm0, xmm1 : xmm0 = | fmax.3 | fmax.2 | fmax.1 | fmax.0 |
   psrldg xmm0, 8 ; xmm0 = | 0 | 0 | fmax.3 | fmax.2
   maxps xmm1, xmm0 : xmm1 = 1 \dots 1 fmax.1v3 | fmax.0v2 |
   movdqu xmm0, xmm1 ; xmm0 = | ..... | fmax.1v3 | fmax.0v2 |
   psrldq xmm0. 4 : xmm0 = | 0 | ..... | fmax.1v3 |
   maxps xmm1, xmm0 ; xmm1 = | ..... | ..... | fmax
```

```
normalizar: ; rdi = float *vector
...

; (2) broadcast max

pslldq xmm1, 12 ; xmm1 = | max | 0 | 0 | 0 |
movdqu xmm0, xmm1 ; xmm0 = | max | 0 | 0 | 0 |
```

```
normalizar: ; rdi = float *vector
...

; (2) broadcast max

pslldq xmm1, 12 ; xmm1 = | max | 0 | 0 | 0 |
movdqu xmm0, xmm1 ; xmm0 = | max | 0 | 0 | 0 |
psrldq xmm1, 4 ; xmm1 = | 0 | max | 0 | 0 |
por xmm1, xmm0 ; xmm1 = | max | max | 0 | 0 |
```

```
normalizar: ; rdi = float *vector
   . . .
   ; (2) broadcast max
   pslldg xmm1, 12 : xmm1 = | max | 0 | 0 | 0 |
   movdqu \times mm0, xmm1; xmm0 = 1 max = 1 0 1 0 1
   psrldq xmm1, 4 ; xmm1 = | 0 | max | 0 | 0 |
          xmm1, xmm0; xmm1 = | max | max | 0 |
   por
   movdqu xmm0, xmm1; xmm0 = | max | max | 0 |
   psrldq xmm1, 8; xmm1 = | 0 | 0 | max |
          xmm1, xmm0; xmm1 = | max | max | max |
   por
```

```
normalizar: ; rdi = float *vector
...
```

```
normalizar: : rdi = float *vector
    . . .
   : (3) find min
   mov rdx, rdi
   mov rcx, (128 >> 2); rcx = 128/4
   movaps xmm2, [rdx] ; xmm1 = | f.3 | f.2 | f.1 | f.0 |
   .cicloMin:
      movaps xmm0, [rdx]; xmm0 = |f.i+3| |f.i+2| |f.i+1| |f.i+0|
      minps xmm2, xmm0 : xmm1 = 1 fmin.3 | fmin.2 | fmin.1 | fmin.0 |
      add rdx, 16
   loop .cicloMin
   movdau xmm0. xmm2 : xmm0 = | fmin.3 | fmin.2 | fmin.1 | fmin.0 |
   psrldg xmm0. 8 : xmm0 = 1 0 |
                                       0 | fmin.3 | fmin.2 |
   minps xmm2. xmm0 : xmm2 = | ..... | fmin.1v3 | fmin.0v2 |
   movdqu xmm0, xmm2 ; xmm0 = | ..... | fmin.1y3 | fmin.0y2 |
   psrldq xmm0, 4 ; xmm0 = | 0 | ..... | fmin.1y3 |
   minps xmm2. xmm0 : xmm2 = | ..... | ..... | fmin |
```

```
normalizar: ; rdi = float *vector
   . . .
   ; (4) broadcast min
   pslldg xmm2, 12 : xmm2 = | min | 0 | 0 | 0 |
   movdqu \times mm0, xmm2; xmm0 = | min | 0 | 0 |
   psrldg xmm2, 4 : xmm2 = | 0 | min | 0 | 0 |
   por xmm2, xmm0; xmm2 = | min | min | 0 |
   movdqu xmm0, xmm2; xmm0 = | min | min | 0 |
   psrldq xmm2, 8 ; xmm2 = | 0 | 0 | min | min |
   por xmm2, xmm0; xmm2 = | min | min | min | min |
```

```
normalizar: ; rdi = float *vector
    . . .
    : (5) normalizacion
    subps xmm1, xmm2 ; xmm1 = | max-min | max-min | max-min | max-min |
   mov rdx, rdi ; rdx = vector
   mov rcx, (128 >> 2); rcx = 128/4
    .ciclo:
        movaps xmm0, [rdx]
        divps xmm0, xmm1; xmm0 = | f.i+3/(max-min) | ... | f.i+0/(max-min) |
        movaps [rdx], xmm0
       add rdx. 16
    loop .ciclo
```

```
normalizar: ; rdi = float *vector
    . . .
    : (5) normalizacion
    subps xmm1, xmm2 ; xmm1 = | max-min | max-min | max-min | max-min |
   mov rdx, rdi ; rdx = vector
   mov rcx, (128 >> 2); rcx = 128/4
    .ciclo:
        movaps xmm0, [rdx]
        divps xmm0, xmm1; xmm0 = | f.i+3/(max-min) | ... | f.i+0/(max-min) |
        movaps [rdx], xmm0
       add rdx. 16
    loop .ciclo
    pop rbp
    ret
```


Normalizar Vector

```
normalizar: : rdi = float *vector
     push rbp
     mov rbp.rsp
     : (1) find max
                                                     : (3) find min
     mov rdx, rdi
                                                     mov rdx, rdi
     mov rcx. (128 >> 2)
                                                     mov rcx. (128 >> 2)
     movaps xmm1, [rdx]
                                                     movaps xmm2. [rdx]
     .cicloMax:
                                                     .cicloMin:
         movaps xmm0, [rdx]
                                                         movaps xmm0. [rdx]
         maxps xmm1. xmm0
                                                         minps xmm2, xmm0
        add rdx, 16
                                                         add rdx, 16
     loop .cicloMax
                                                     loop .cicloMin
     movdau xmm0, xmm1
                                                     movdau xmm0, xmm2
     psrlda xmm0. 8
                                                     psrlda xmm0. 8
     maxps xmm1, xmm0
                                                     minps xmm2, xmm0
     movdau xmm0. xmm1
                                                     movdau xmm0, xmm2
     psrlda xmm0, 4
                                                     psrlda xmm0, 4
     maxps xmm1, xmm0
                                                     minps xmm2, xmm0
     : (2) broadcast max
                                                     : (4) broadcast min
     pslldq xmm1 12 : xmm1 = IAAI001001001
                                                     psllda xmm2 = 12 + xmm2 = 1AA1001001001
     movdqu \times mm0, xmm1; xmm0 = |AA|00|00|00|
                                                     movdau \times mm0, xmm2; xmm0 = |AA|00|00|00|
     psrldq xmm1. 4 : xmm1 = |00|AA|00|00|
                                                     psrldq xmm2. 4 : xmm2 = |00|AA|00|00|
     por xmm1 xmm0 · xmm1 = |AA|AA|00|00|
                                                     por xmm2 xmm0 · xmm2 = |AA|AA|00|00|
     movdau xmm0, xmm1 ; xmm0 = IAAIAAI00I00I
                                                     movdau xmm0, xmm2 : xmm0 = IAAIAAI00I00I
     psrldq xmm1. 8 : xmm1 = 1001001AA1AA1
                                                     psrldq xmm2. 8 : xmm2 = 1001001AA1AA1
     por xmm1 xmm0 · xmm1 = |AA|AA|AA|AA|
                                                            xmm2 xmm0 · xmm2 = |AA|AA|AA|AA|
```

```
; (5) normalizacion
subps xmm1, xmm2
mov rdx, rdi
mov rcx, (128 >> 2)
.ciclo:
movaps xmm0, [rdx]
divps xmm0, xmm1
movaps [rdx], xmm0
add rdx, 16
loop .ciclo
pop rbp
ret
```

PHADDD	Horizontal addition of unsigned 16bit/32bit integers			
	Horizontal saturated addition of 16bit integers			
PHSUBD	Horizontal subtraction of unsigned 16bit/32bit integers			
	Horizontal saturated subtraction of 16bit words			
HADDPD	Packed Single/Double FP Horizontal Add			
HSUBPD	Packed Single/Double FP Horizontal Subtract			
	PHSUBD HADDPD			

	PHADDW	PHADDD	Horizontal addit	tion of unsign	ed 16bit/32l	oit integers		
	PHADDSW		Horizontal satur	Horizontal saturated addition of 16bit integers				
	PHSUBW	PHSUBD	Horizontal subti	action of uns	igned 16bit/	32bit intege	ers	
	PHSUBSW		Horizontal satur	ated subtract	ion of 16bit	words		
	HADDPS	HADDPD	Packed Single/D	ouble FP Hor	izontal Add			
	HSUBPS	HSUBPD	Packed Single/D	ouble FP Hor	izontal Subt	ract		
127		src	0	127	dst		Θ	
		7 (-+-	++				
Word	Operation	dst 127						
		127			U			



Operaciones Lógicas

PAND	PANDN	POR	PXOR	Operaciones lógicas para enteros.
ANDPS	ANDNPS	ORPS	XORPS	Operaciones lógicas para float.
ANDPD	ANDNPD	ORPD	XORPD	Operaciones lógicas para double.

- Actuan lógicamente sobre todo el registro, sin importa el tamaño del operando.
- La distinción entre PS y PD se debe a meta información para el procesador.

Operaciones Lógicas


PAND	PANDN	POR	PXOR	Operaciones lógicas para enteros.
				Operaciones lógicas para float.
ANDPD	ANDNPD	ORPD	XORPD	Operaciones lógicas para double.


- Actuan lógicamente sobre todo el registro, sin importa el tamaño del operando.
- La distinción entre PS y PD se debe a meta información para el procesador.


PSLLW	PSLLD	PSLLQ	PSLLDQ*
PSRLW	PSRLD	PSRLQ	PSRLDQ*
PSRAW	PSRAD		

- Todos los shifts operan de forma lógica como aritmética, tanto a derecha como izquierda.
- Se limitan a realizar la operación sobre cada uno de los datos dentro del registro según su tamaño.
- * En las operaciones indicas, el parámetro es la cantidad de bytes del desplazamiento.


1. Calculo de la mascara








2. Aplicación de la mascara



Técnica: Operatoria con mascaras




PCMPEQB	PCMPEQW	PCMPEQD	PCMPEQQ	Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than


PCMPEQB	PCMPEQW	PCMPEQD	PCMPEQQ	Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than

Ejemplos:

				Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than



				Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than




				Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than



PCMPEQB xmm0, [data]
PCMPEQW xmm0, [data]
PCMPEQD xmm0, [data]

√


a」 ✓ al ✓



				Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than

Ejemplos:

PCMPEQB xmm0, [data] ✓
PCMPEQW xmm0, [data] ✓
PCMPEQD xmm0, [data] ✓
PCMPEQO xmm0, [data] ✓



				Compare Packed Data for Equal
PCMPGTB	PCMPGTW	PCMPGTD	PCMPGTQ	Compare Packed Signed Int for Greater Than

Ejemplos:

CMPxxPD	Compare Packed Double-Precision Floating-Point Values
CMPxxPS	Compare Packed Single-Precision Floating-Point Values
CMPxxSD	Compare Scalar Double-Precision Floating-Point Values
CMPxxSS	Compare Scalar Single-Precision Floating-Point Values
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

Acción	XX	CMPxxyyA,B
Igual	EQ	A = B
Menor	LT	A < B
Menor o Igual	LE	A ≤ B
No Orden	UNORD	A, B = unordered
Distinto	NEQ	$A \neq B$
No Menor	NLT	not(A < B)
No Meno o Igual	NLE	$not(A \leqslant B)$
Orden	ORD	A, B = Ordered
	Igual Menor Menor o Igual No Orden Distinto No Menor No Menor o Igual	Igual EQ Menor LT Menor o Igual LE No Orden UNORD Distinto NEQ No Menor NLT No Meno o Igual NLE

CMPxxPD	Compare Packed Double-Precision Floating-Point Values
CMPxxPS	Compare Packed Single-Precision Floating-Point Values
CMPxxSD	Compare Scalar Double-Precision Floating-Point Values
CMPxxSS	Compare Scalar Single-Precision Floating-Point Values
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

Ejemp	los:
-------	------

	Acción	XX	CMPxxyy A, B
0	Igual	EQ	A = B
1	Menor	LT	A < B
2	Menor o Igual	LE	$A \leqslant B$
3	No Orden	UNORD	A, B = unordered
4	Distinto	NEQ	$A \neq B$
5	No Menor	NLT	not(A < B)
6	No Meno o Igual	NLE	$not(A \leqslant B)$
7	Orden	ORD	A, B = Ordered

CMPxxPD	Compare Packed Double-Precision Floating-Point Values
CMPxxPS	Compare Packed Single-Precision Floating-Point Values
CMPxxSD	Compare Scalar Double-Precision Floating-Point Values
CMPxxSS	Compare Scalar Single-Precision Floating-Point Values
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

Fiamples		Acción	XX	CMPxxyy A, B
Ejemplos:	0	Igual	EQ	A = B
CMPEQPD xmm0, [data] v	/ 1	Menor	LT	A < B
orn Eq. b Xiiiio, Edata'	2	Menor o Igual	LE	$A \leqslant B$
	3	No Orden	UNORD	A, B = unordered
	4	Distinto	NEQ	$A \neq B$
	5	No Menor	NLT	not(A < B)
	6	No Meno o Igual	NLE	$not(A \leqslant B)$
	7	Orden	ORD	A, B = Ordered

CMPxxPD	Compare Packed Double-Precision Floating-Point Values
CMPxxPS	Compare Packed Single-Precision Floating-Point Values
CMPxxSD	Compare Scalar Double-Precision Floating-Point Values
CMPxxSS	Compare Scalar Single-Precision Floating-Point Values
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

Fiamples	_		Acción	XX	CMPxxyyA, B
Ejemplos:		0	Igual	EQ	A = B
CMPEQPD xmm0, [data]	√	1	Menor	LT	A < B
CMPLEPD xmm0, [data]	1	2	Menor o Igual	LE	$A \leqslant B$
Chirter Xillille, [data]	V	3	No Orden	UNORD	A, B = unordered
		4	Distinto	NEQ	$A \neq B$
		5	No Menor	NLT	not(A < B)
		6	No Meno o Igual	NLE	$not(A \leqslant B)$
		7	Orden	ORD	A, B = Ordered

CMPxxPD	Compare Packed Double-Precision Floating-Point Values
CMPxxPS	Compare Packed Single-Precision Floating-Point Values
CMPxxSD	Compare Scalar Double-Precision Floating-Point Values
CMPxxSS	Compare Scalar Single-Precision Floating-Point Values
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

Fiamples		_		Acción	XX	CMPxxyyA, B
Ejemplos:			0	Igual	EQ	A = B
CMPEQPD xmm0, [data]	√		1	Menor	LT	A < B
CMPLEPD xmm0, [data]	./		2	Menor o Igual	LE	$A \leqslant B$
, = =	V	(NI =)	3	No Orden	UNORD	A, B = unordered
CMPORDPD xmm0, [data]	√ ;	(Nan)	4	Distinto	NEQ	$A \neq B$
			5	No Menor	NLT	not(A < B)
			6	No Meno o Igual	NLE	$not(A \leqslant B)$
			7	Orden	ORD	A, B = Ordered

Ejemplo

Suma pares

Dado un vector de 128 enteros con signo de 16 bits. Sumar todos los valores pares y retornar el resultado de la suma en 32 bits.

int32_t sumarPares(int16_t *v)

```
sumarpares: ; rdi = int16_t *v
   push rbp
   mov rbp,rsp
```

```
sumarpares: ; rdi = int16_t *v
push rbp
mov rbp,rsp
mov rcx, (128 >> 2) ; rcx = 128 / 4
pxor xmm8, xmm8 ; xmm8 = | 0 | 0 | 0 | 0 |
```

```
sumarpares: : rdi = int16 t *v
   push rbp
   mov rbp,rsp
   mov rcx. (128 >> 2) : rcx = 128 / 4
   pxor xmm8, xmm8 ; xmm8 = | 0 | 0 | 0 | 0 |
   .ciclo:
       pmovsxwd xmm0, [rdi]; (ejemplo) xmm0 = | 00001233 | 00007314 | 00003011 | FFFF9311 |
       pabsd xmm1, xmm0
                         : (ejemplo) xmm1 = | 00001233 | 00007314 | 00003011 |
                                                                        00006CEE |
       pslld xmm1, 31
                         : (ejemplo) xmm1 = | 80000000 | 00000000 | 80000000 |
                                                                        00000000 1
                         : (ejemplo) xmm1 = | FFFFFFFF | 00000000 | FFFFFFFF |
                                                                        00000000
      psrad xmm1, 31
      pandn xmm1, xmm0
                         FFFF9311 I
```


```
sumarpares: : rdi = int16 t *v
   push rbp
   mov rbp,rsp
   mov rcx. (128 >> 2) : rcx = 128 / 4
   pxor xmm8, xmm8 ; xmm8 = | 0 | 0 | 0 | 0 |
    .ciclo:
        pmovsxwd xmm0, [rdi]; (ejemplo) xmm0 = | 00001233 | 00007314 | 00003011 |
                                                                                  FFFF9311 I
                            : (ejemplo) xmm1 = | 00001233 | 00007314 | 00003011 |
        pabsd xmm1, xmm0
                                                                                  00006CEE |
        pslld xmm1, 31
                            : (ejemplo) \times mm1 = | 80000000 | 000000000 |
                                                                       80000000 1
                                                                                  00000000 I
                                                            00000000 | FFFFFFF |
       psrad xmm1, 31
                            : (ejemplo) xmm1 = | FFFFFFFF |
                                                                                  00000000 |
                            ; (ejemplo) xmm1 = | 00000000 |
                                                            00007314 I
                                                                                  FFFF9311 I
        pandn xmm1, xmm0
                                                                       00000000
                                                              SUM2
        paddd xmm8, xmm1
                                        xmm8 = 1
                                                   SUM3
                                                                         SUM1
                                                                                    SUM0
        add rdi, 8
   loop .ciclo
```

```
sumarpares: : rdi = int16 t *v
   push rbp
   mov rbp.rsp
   mov rcx. (128 >> 2) : rcx = 128 / 4
   pxor xmm8, xmm8 : xmm8 = | 0 | 0 | 0 | 0 |
   .ciclo:
       pmovsxwd xmm0, [rdi]; (ejemplo) xmm0 = | 00001233 | 00007314 | 00003011 |
                                                                           FFFF9311 I
       pabsd xmm1, xmm0
                          : (ejemplo) \times mm1 = | 00001233 | 00007314 | 00003011 |
                                                                           00006CEE |
       pslld xmm1, 31
                          : (ejemplo) \times mm1 = | 80000000 | 000000000 |
                                                                 80000000 1
                                                                           00000000 I
       psrad xmm1, 31
                          : (ejemplo) xmm1 = | FFFFFFFF | 00000000 | FFFFFFFF |
                                                                           00000000 |
                          : (eiemplo) \times mm1 = 1 00000000 1 00007314 1
                                                                           FFFF9311 I
       pandn xmm1, xmm0
                                                                 00000000
                                     xmm8 = 1
       paddd xmm8, xmm1
                                               SUM3
                                                         SUM2
                                                                   SUM1
                                                                             SUM0
       add rdi. 8
   loop .ciclo
   SUM1+SUM0
   phaddd xmm8, xmm8 ; xmm8 = | ... | ... | SUM3+SUM2+SUM1+SUM0
```

```
sumarpares: : rdi = int16 t *v
   push rbp
   mov rbp.rsp
   mov rcx. (128 >> 2) : rcx = 128 / 4
   pxor xmm8, xmm8 : xmm8 = | 0 | 0 | 0 | 0 |
   .ciclo:
       pmovsxwd xmm0, [rdi]; (ejemplo) xmm0 = | 00001233 | 00007314 | 00003011 | FFFF9311 |
       pabsd xmm1, xmm0
                          : (ejemplo) \times mm1 = | 00001233 | 00007314 | 00003011 |
                                                                           00006CEE |
       pslld xmm1. 31
                          : (ejemplo) \times mm1 = | 80000000 | 000000000 |
                                                                 80000000 1
                                                                           00000000 I
       psrad xmm1, 31
                          : (ejemplo) xmm1 = | FFFFFFFF | 00000000 | FFFFFFFF |
                                                                           00000000 |
                          ; (ejemplo) xmm1 = | 00000000 | 00007314 |
                                                                           FFFF9311 I
       pandn xmm1, xmm0
                                                                00000000
                                    xmm8 = 1
       paddd xmm8, xmm1
                                               SUM3
                                                         SUM2
                                                                   SUM1
                                                                             SUM0
       add rdi. 8
   loop .ciclo
   SUM1+SUM0
   phaddd xmm8 xmm8 : xmm8 = | ... | ... | SUM3+SUM2+SUM1+SUM0
   movd eax. xmm8
                    : eax = SUM3+SUM2+SUM1+SUM0
   pop rbp
   ret
```


Operaciones de desempaquetado (Unpack)

PUNPCKLBW	PUNPCKHBW	Unpacks 8 enteros de 8 bits en words
PUNPCKLWD	PUNPCKHWD	Unpacks 4 enteros de 16 bits en dwords
		•
PUNPCKLDQ	PUNPCKHDQ	Unpacks 2 enteros de 32 bits en qwords
PUNPCKLQDQ	PUNPCKHQDQ	Unpacks 1 entero de 64 bits en 128 bits
UNPCKLPS	UNPCKHPS	Unpacks Single FP
UNPCKLPD	UNPCKHPD	Unpacks Double FP
		1 -




Operaciones de desempaquetado (Unpack)

PUNPCKLBW	PUNPCKHBW	Unpacks 8 enteros de 8 bits en words
PUNPCKLWD	PUNPCKHWD	Unpacks 4 enteros de 16 bits en dwords
PUNPCKLDQ	PUNPCKHDQ	Unpacks 2 enteros de 32 bits en qwords
PUNPCKLQDQ	PUNPCKHQDQ	Unpacks 1 entero de 64 bits en 128 bits
UNPCKLPS	UNPCKHPS	Unpacks Single FP
UNPCKLPD	UNPCKHPD	Unpacks Double FP




Operaciones de desempaquetado (Unpack)


PACKSSDW	Packs 32 bits (signado) a 16 bits (signado) usando saturation
PACKUSDW	Packs 32 bits (signado) a 16 bits (sin signo) usando saturation
PACKSSWB	Packs 16 bits (signado) a 8 bits (signado) usando saturation
PACKUSWB	Packs 16 bits (signado) a 8 bits (sin signo) usando saturation





Dato

















Ejemplo

Multiplicar vectores

Dado dos vectores de 128 enteros con signo de 16 bits. Multiplicar cada uno de ellos entre si y almacenar el resultado en un vector de enteros de 32 bits.

void mulvec(int16_t *v1, int16_t *v2, int32_t *resultado)

```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp,rsp
mov rcx, (128 >> 2) ; rcx = 128 / 8
```


```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp,rsp
mov rcx, (128 >> 2) ; rcx = 128 / 8
.ciclo:
    movdqa xmm0, [rdi] ; xmm0 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    movdqa xmm1, [rsi] ; xmm1 = | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
```


```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp,rsp
mov rcx, (128 >> 2) ; rcx = 128 / 8
.ciclo:
    movdqa xmm0, [rdi] ; xmm0 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    movdqa xmm1, [rsi] ; xmm1 = | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
    movdqa xmm2, xmm0 ; xmm2 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    pmulhw xmm2, xmm1 ; xmm2 = | hi(a7*b7) ... hi(a0*b0) |
    pmullw xmm0, xmm1 ; xmm0 = | low(a7*b7) ... low(a0*b0) |
```


```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp.rsp
mov rcx, (128 >> 2); rcx = 128 / 8
ciclo:
    movdga xmm0, [rdi]
                        : xmm0 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    movdqa xmm1, [rsi]
                         ; xmm1 = | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
    movdga xmm2, xmm0
                         xmm2 = 1 a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    pmulhw xmm2, xmm1; xmm2 = | hi(a7*b7)
                                                               hi(a0*b0) |
                                                     . . .
    pmullw xmm0, xmm1
                         : xmm0 = | low(a7*b7)
                                                              low(a0*b0) |
    movdga xmm1, xmm0
                         : xmm1 = | low(a7*b7)
                                                              low(a0*b0) |
                                                    . . .
    punpcklwd xmm0, xmm2 ; xmm0 = | hi:low(a3*b3)
                                                           hi:low(0a*b0) |
                                                    . . .
    punpckhwd xmm1, xmm2
                         : xmm1 = I hi:low(a7*b7)
                                                           hi:low(a4*b4) |
                                                   . . .
```


```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp.rsp
mov rcx, (128 >> 2); rcx = 128 / 8
ciclo:
   movdga xmm0, [rdi]
                        : xmm0 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
   movdqa xmm1, [rsi] ; xmm1 = | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
   movdga xmm2, xmm0
                        xmm2 = 1 a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    pmulhw xmm2, xmm1 ; xmm2 = | hi(a7*b7)
                                                               hi(a0*b0) |
                                                    . . .
    pmullw xmm0, xmm1
                         : xmm0 = | low(a7*b7)
                                                              low(a0*b0) |
                                                    . . .
    movdga xmm1, xmm0
                         : xmm1 = | low(a7*b7)
                                                              low(a0*b0) |
                                                    . . .
    punpcklwd xmm0, xmm2 ; xmm0 = | hi:low(a3*b3)
                                                           hi:low(0a*b0) |
                                                    . . .
    punpckhwd xmm1, xmm2 ; xmm1 = | hi:low(a7*b7)
                                                           hi:low(a4*b4) |
                                                   . . .
    movdga [rdx]. xmm0
   movdga [rdx+16], xmm1
```


```
mulvec: ; rdi = int16_t *v1, rsi = int16_t *v2, rdx = int32_t *resultado
push rbp
mov rbp.rsp
mov rcx, (128 >> 2); rcx = 128 / 8
ciclo:
   movdga xmm0, [rdi]
                        ; xmm0 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
   movdqa xmm1, [rsi] ; xmm1 = | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
   movdga xmm2, xmm0
                        : xmm2 = | a7 | a6 | a5 | a4 | a3 | a2 | a1 | a0 |
    pmulhw xmm2, xmm1 ; xmm2 = | hi(a7*b7)
                                                               hi(a0*b0) |
                                                     . . .
    pmullw xmm0, xmm1
                         : xmm0 = | low(a7*b7)
                                                              low(a0*b0) |
                                                     . . .
   movdga xmm1, xmm0
                         : xmm1 = | low(a7*b7) \qquad \dots
                                                              low(a0*b0) |
    punpcklwd xmm0, xmm2 ; xmm0 = | hi:low(a3*b3)
                                                           hi:low(0a*b0) |
                                                   . . .
    punpckhwd xmm1, xmm2 ; xmm1 = | hi:low(a7*b7) \dots
                                                           hi:low(a4*b4) |
   movdga [rdx], xmm0
   movdga [rdx+16], xmm1
    add rdx. 32
    add rdi. 16
    add rsi. 16
loop .ciclo
pop rbp
ret
```


























(1* 0 B 8 0 2* 9 0 1 2 +





(1* 0 B 8 0 2* 9 0 1 2 + 1* 6 1 8 2 +





(1* 0 B 8 0 2* 9 0 1 2 + 1* 6 1 8 2 + 2* B 8 0 2 +














Ejemplo

Efecto Blur

Aplicar un kernel de 3×3 [[1,2,1],[2,4,2],[1,2,1]] / 16 sobre cada pixel de una imagen de 34×34 de valores de 8 bits. Almacenar el resultado en una imagen de 32×32 . extern void blur(uint8_t *imgDst, uint8_t *imgSrc)

```
; rdi = uint8_t *imgDst
; rsi = uint8_t *imgSrc
blur:
  push rbp
  mov rbp,rsp
```

```
; rdi = uint8_t *imgDst
; rsi = uint8_t *imgSrc
blur:
 push rbp
 mov rbp,rsp
 mov rdx, 32 ; rdx = 32 (filas)
 lea rsi, [rsi+34+1] ; rsi = primera fila mas uno
  .cicloFilas:
   mov rcx. 32 \gg 3 : rcx = 32 / 8 (columnas)
```

```
; rdi = uint8_t *imgDst
; rsi = uint8_t *imgSrc
blur:
 push rbp
 mov rbp,rsp
 mov rdx, 32 ; rdx = 32 (filas)
 lea rsi. [rsi+34+1] : rsi = primera fila mas uno
  .cicloFilas:
   mov rcx, 32 \gg 3; rcx = 32 / 8 (columnas)
      .cicloColumnas:
       pxor xmm0, xmm0 ; xmm0 = 0 (acumulador)
```

```
; rdi = uint8_t *imgDst
; rsi = uint8_t *imgSrc
blur:
 push rbp
 mov rbp,rsp
 mov rdx, 32 : rdx = 32 (filas)
 lea rsi. [rsi+34+1] : rsi = primera fila mas uno
  .cicloFilas:
   mov rcx, 32 \gg 3; rcx = 32 / 8 (columnas)
      .cicloColumnas:
       pxor xmm0, xmm0 ; xmm0 = 0 (acumulador)
        : 1*A 2*D 1*G
        : 2*B 4*E 2*H
        : 1*C 2*F 1*I
```

- ; 1*A 2*D 1*G
- ; 2*B 4*E 2*H
- ; 1*C 2*F 1*I

```
; 1*A 2*D 1*G
; 2*B 4*E 2*H
; 1*C 2*F 1*I

pmovzxbw xmm1, [rsi-1-34] ; xmm1 = A
pmovzxbw xmm2, [rsi-1] ; xmm2 = B
pmovzxbw xmm3, [rsi-1+34] ; xmm3 = C
```

```
; 1*A 2*D 1*G
; 2*B 4*E 2*H
; 1*C 2*F 1*I

pmovzxbw xmm1, [rsi-1-34] ; xmm1 = A
pmovzxbw xmm2, [rsi-1] ; xmm2 = B
pmovzxbw xmm3, [rsi-1+34] ; xmm3 = C

psllw xmm2, 1 ; xmm2 = 2*B
```

```
; 1*A 2*D 1*G
: 2*B 4*E 2*H
: 1*C 2*F 1*I
pmovzxbw xmm1, [rsi-1-34] ; xmm1 = A
pmovzxbw xmm2, [rsi-1] : xmm2 = B
pmovzxbw xmm3, [rsi-1+34] : xmm3 = C
psllw xmm2, 1
                      : xmm2 = 2*B
paddw xmm0, xmm1
paddw xmm0, xmm2
paddw xmm0, xmm3
```

- ; 1*A 2*D 1*G
- ; 2*B 4*E 2*H
- ; 1*C 2*F 1*I

```
; 1*A 2*D 1*G
; 2*B 4*E 2*H
; 1*C 2*F 1*I

pmovzxbw xmm1, [rsi-34] ; xmm1 = D
pmovzxbw xmm2, [rsi] ; xmm2 = E
pmovzxbw xmm3, [rsi+34] ; xmm3 = F
```

```
: 1*A 2*D 1*G
: 2*B 4*E 2*H
: 1*C 2*F 1*I
pmovzxbw xmm1, [rsi-34] ; xmm1 = D
pmovzxbw xmm2, [rsi] ; xmm2 = E
pmovzxbw xmm3, [rsi+34] ; xmm3 = F
psllw xmm1, 1
                         : xmm1 = 2*D
psllw xmm2, 2
                         ; xmm2 = 4*E
psllw xmm3, 1
                         : xmm3 = 2*F
```

```
: 1*A 2*D 1*G
: 2*B 4*E 2*H
: 1*C 2*F 1*I
pmovzxbw xmm1, [rsi-34] ; xmm1 = D
pmovzxbw xmm2, [rsi] ; xmm2 = E
pmovzxbw xmm3, [rsi+34] : xmm3 = F
psllw xmm1, 1
                         : xmm1 = 2*D
psllw xmm2, 2
                         xmm2 = 4*E
psllw xmm3. 1
                         : xmm3 = 2*F
paddw xmm0, xmm1
paddw xmm0, xmm2
paddw xmm0, xmm3
```

- ; 1*A 2*D 1*G
- ; 2*B 4*E 2*H
- ; 1*C 2*F 1*I

```
; 1*A 2*D 1*G
; 2*B 4*E 2*H
; 1*C 2*F 1*I

pmovzxbw xmm1, [rsi+1-34] ; xmm1 = G
pmovzxbw xmm2, [rsi+1] ; xmm2 = H
pmovzxbw xmm3, [rsi+1+34] ; xmm3 = I
```

```
; 1*A 2*D 1*G
; 2*B 4*E 2*H
; 1*C 2*F 1*I

pmovzxbw xmm1, [rsi+1-34]; xmm1 = G
pmovzxbw xmm2, [rsi+1]; xmm2 = H
pmovzxbw xmm3, [rsi+1+34]; xmm3 = I

psllw xmm2, 1; xmm2 = 2*H
```

```
: 1*A 2*D 1*G
: 2*B 4*E 2*H
: 1*C 2*F 1*I
pmovzxbw xmm1, [rsi+1-34] ; xmm1 = G
pmovzxbw xmm2, [rsi+1] : xmm2 = H
pmovzxbw xmm3, [rsi+1+34] ; xmm3 = I
psllw xmm2, 1
                      : xmm2 = 2*H
paddw xmm0, xmm1
paddw xmm0, xmm2
paddw xmm0, xmm3
```

psrlw xmm0, 4
packuswb xmm0, xmm0

```
psrlw xmm0, 4
packuswb xmm0, xmm0
```

```
movq [rdi], xmm0
add rdi, 8
add rsi, 8
```

```
psrlw xmm0, 4
packuswb xmm0, xmm0
movq [rdi], xmm0
add rdi, 8
add rsi, 8

dec rcx
cmp rcx, 0
jnz .cicloColumnas
lea rsi, [rsi+2]
```

ret

```
psrlw xmm0, 4
      packuswb xmm0, xmm0
      movq [rdi], xmm0
      add rdi, 8
      add rsi, 8
    dec rcx
    cmp rcx, 0
    jnz .cicloColumnas
    lea rsi, [rsi+2]
dec rdx
cmp rdx, 0
jnz .cicloFilas
pop rbp
```

Efecto Blur

```
pmovzxbw xmm2, [rsi-1] ; xmm2 = B
                                 pmovzxbw xmm3, [rsi-1+34] ; xmm3 = C
: rdi = uint8 t *imgDst
                                 psllw xmm2. 1 : xmm2 = 2*B
; rsi = uint8_t *imgSrc
                                 paddw xmm0, xmm1
                                 paddw xmm0, xmm2
blur:
                                 paddw xmm0, xmm3
 push rbp
 mov rbp,rsp
                                 pmovzxbw xmm1, [rsi-34] ; xmm1 = D
                                 pmovzxbw xmm2. [rsi]
                                                          \cdot \text{ xmm2} = F
 pxor xmm8, xmm8
                                 pmovzxbw xmm3, [rsi+34] ; xmm3 = F
 mov rdx, 32
                                 psllw xmm1. 1
                                                          : xmm1 = 2*D
  lea rsi. [rsi+34+1]
                                 psllw xmm2, 2
                                                          : xmm2 = 4*E
                                 psllw xmm3. 1
                                                           : xmm3 = 2*F
  .cicloFilas:
                                 paddw xmm0, xmm1
   mov rcx. 32 \gg 3
                                 paddw xmm0, xmm2
                                 paddw xmm0, xmm3
      cicloColumnas:
       pxor xmm0, xmm0
                                 pmovzxbw xmm1. [rsi+1-34] : xmm1 = G
                                 pmovzxbw xmm2, [rsi+1] ; xmm2 = H
        : 1*A 2*D 1*G
                                 pmovzxbw xmm3, [rsi+1+34] ; xmm3 = I
        : 2*B 4*F 2*H
                                 psllw xmm2, 1
                                                          : xmm2 = 2*H
        : 1*C 2*F 1*I
                                 paddw xmm0, xmm1
                                 paddw xmm0, xmm2
                                 paddw xmm0, xmm3
```

pmovzxbw xmm1. [rsi-1-34] : xmm1 = A

```
psrlw xmm0, 4
        packuswb xmm0, xmm0
        mova [rdi], xmm0
        add rdi, 8
        add rsi, 8
      dec rcx
      cmp rcx. 0
      inz .cicloColumnas
      lea rsi, [rsi+2]
 dec rdx
 cmp rdx, 0
 inz .cicloFilas
 pop rbp
ret
```

Ejercicios

- ① Sean un vector de 1024 pares de componentes x e y, ordenadas una a continuación de la otra. Las componentes están almacenadas en punto flotante de 32 bits. Calcular el módulo del vector que representan utilizando la formula $\sqrt{x^2 + y^2}$. Retornar el resultado un nuevo vector. La aridad de la función es float* mod(float *v).
- 2 Dados dos vectores de 64 enteros de 16 bits, realizar el producto escalar entre ambos y alamacenar el resultado en 32 bits. La aridad de la función es int32_t dotProduct(int16_t *a, int16_t *b).
- Obadas dos matrices de 32 x 32 valores en punto flotante de 32 bits, realizar la multiplicación de matrices entre ambas y almacenar el resultado en una nueva matriz solicitando memoria. La aridad de la función es float* matrixProduct(float *a, float *b).

Bibliografía: Fuentes y material adicional

- Convenciones de llamados a función en x86:https://en.wikipedia.org/wiki/X86_calling_conventions
- Notas sobre System V ABI: https://wiki.osdev.org/System_V_ABI
- Documentación de NASM: https://nasm.us/doc/
 - Artículo sobre el flag -pie: https://eklitzke.org/position-independent-executables
- Documentación de System V ABI: https://uclibc.org/docs/psABI-x86_64.pdf
- Manuales de Intel: https://software.intel.com/en-us/articles/intel-sdm

¡Gracias!

Recuerden leer los comentarios al final de este video por aclaraciones o fe de erratas.