

Freescale Semiconductor, Inc.

Document Number: KL26P64M48SF5 Data Sheet: Technical Data Rev 5 08/2014

# Kinetis KL26 Sub-Family

48 MHz Cortex-M0+ Based Microcontroller

Designed with efficiency in mind. Compatible with all other Kinetis L families as well as Kinetis K2x family. General purpose MCU with USB 2.0, featuring market leading ultra low-power to provide developers an appropriate entry-level 32-bit solution.

#### This product offers:

- Run power consumption down to 40 μA/MHz in very low power run mode
- Static power consumption down to 2 μA with full state retention and 4.5 µs wakeup
- Ultra-efficient Cortex-M0+ processor running up to 48 MHz with industry leading throughput
- Memory option is up to 128 KB flash and 16 KB RAM
- Energy-saving architecture is optimized for low power with 90nm TFS technology, clock and power gating techniques, and zero wait state flash memory controller

#### **Performance**

48 MHz ARM® Cortex®-M0+ core

#### Memories and memory interfaces

- Up to 128 KB program flash memory
- Up to 16 KB SRAM

#### System peripherals

- Nine low-power modes to provide power optimization based on application requirements
- COP Software watchdog
- 4-channel DMA controller, supporting up to 63 request
- · Low-leakage wakeup unit
- · SWD debug interface and Micro Trace Buffer
- Bit Manipulation Engine

#### Clocks

- 32 kHz to 40 kHz or 3 MHz to 32 MHz crystal oscillator
- Multi-purpose clock source

#### **Operating Characteristics**

• Voltage range: 1.71 to 3.6 V

• Flash write voltage range: 1.71 to 3.6 V

• Temperature range (ambient): -40 to 105°C

### MKL26ZxxxVFM4 MKL26ZxxxVFT4 MKL26ZxxxVLH4





5 x 5 x 1 Pitch 0.5 mm 7 x 7 x 1 Pitch 0.5 mm

48-pin QFN (FT)





64-pin LOFP (LH) 10 x 10 x 1.4 Pitch 0.5 mm

#### **Human-machine interface**

- Low-power hardware touch sensor interface (TSI)
- Up to 50 general-purpose input/output (GPIO)

#### **Communication interfaces**

- USB full-/low-speed On-the-Go controller with onchip transceiver and 5 V to 3.3 V regulator
- Two 16-bit SPI modules
- I2S (SAI) module
- One low power UART module
- Two UART modules
- · Two I2C module

#### **Analog Modules**

- 16-bit SAR ADC
- 12-bit DAC
- · Analog comparator (CMP) containing a 6-bit DAC and programmable reference input

#### **Timers**

- Six channel Timer/PWM (TPM)
- Two 2-channel Timer/PWM modules
- Periodic interrupt timers
- 16-bit low-power timer (LPTMR)
- Real time clock





#### Security and integrity modules

• 80-bit unique identification number per chip

#### **Ordering Information**

Part Number	Memory		Maximum number of I\O's
	Flash (KB)	SRAM (KB)	
MKL26Z32VFM4	32	4	23
MKL26Z64VFM4	64	8	23
MKL26Z128VFM4	128	16	23
MKL26Z32VFT4	32	4	36
MKL26Z64VFT4	64	8	36
MKL26Z128VFT4	128	16	36
MKL26Z32VLH4	32	4	50
MKL26Z64VLH4	64	8	50
MKL26Z128VLH4	128	16	50

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KL26P64M48SF5RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KL26P64M48SF5 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_L_xN15J <sup>2</sup>
Package	Package dimensions are provided in package drawings.	QFN 32-pin: 98ASA00473D <sup>1</sup>
drawing		QFN 48-pin: 98ASA00466D <sup>1</sup>
		LQFP 64-pin: 98ASS23234W <sup>1</sup>

- 1. To find the associated resource, go to http://www.freescale.com and perform a search using this term.
- 2. To find the associated resource, go to http://www.freescale.com and perform a search using this term with the "x" replaced by the revision of the device you are using.



# **Table of Contents**

1 Rat	ings4	3.6.3 12-bit DAC electrical characteristics	33
1.1	Thermal handling ratings4	3.7 Timers	36
1.2	Moisture handling ratings4	3.8 Communication interfaces	36
1.3	ESD handling ratings4	3.8.1 USB electrical specifications	36
1.4	Voltage and current operating ratings4	3.8.2 USB VREG electrical specifications	37
2 Ger	neral5	3.8.3 SPI switching specifications	37
2.1	AC electrical characteristics5	3.8.4 Inter-Integrated Circuit Interface (I2C) timing.	42
2.2	Nonswitching electrical specifications6	3.8.5 UART	43
	2.2.1 Voltage and current operating requirements6	3.8.6 I2S/SAI switching specifications	43
	2.2.2 LVD and POR operating requirements6	3.9 Human-machine interfaces (HMI)	47
	2.2.3 Voltage and current operating behaviors7	3.9.1 TSI electrical specifications	47
	2.2.4 Power mode transition operating behaviors8	4 Dimensions	48
	2.2.5 Power consumption operating behaviors9	4.1 Obtaining package dimensions	48
	2.2.6 EMC radiated emissions operating behaviors 15	5 Pinout	48
	2.2.7 Designing with radiated emissions in mind 16	5.1 KL26 Signal Multiplexing and Pin Assignments	48
	2.2.8 Capacitance attributes	5.2 KL26 pinouts	51
2.3	Switching specifications16	6 Ordering parts	54
	2.3.1 Device clock specifications	6.1 Determining valid orderable parts	54
	2.3.2 General switching specifications17	7 Part identification	54
2.4	Thermal specifications	7.1 Description	55
	2.4.1 Thermal operating requirements17	7.2 Format	55
	2.4.2 Thermal attributes	7.3 Fields	55
3 Per	ipheral operating requirements and behaviors18	7.4 Example	55
3.1	Core modules	8 Terminology and guidelines	56
	3.1.1 SWD electricals	8.1 Definition: Operating requirement	56
3.2	System modules	8.2 Definition: Operating behavior	56
3.3	Clock modules	8.3 Definition: Attribute	56
	3.3.1 MCG specifications20	8.4 Definition: Rating	57
	3.3.2 Oscillator electrical specifications22	8.5 Result of exceeding a rating	57
3.4	Memories and memory interfaces24	8.6 Relationship between ratings and operating	
	3.4.1 Flash electrical specifications	requirements	57
3.5	Security and integrity modules26	8.7 Guidelines for ratings and operating requirements	58
3.6	Analog26	8.8 Definition: Typical value	58
	3.6.1 ADC electrical specifications26	8.9 Typical value conditions	
	3.6.2 CMP and 6-bit DAC electrical specifications31	9 Revision history	
		-	



# 1 Ratings

# 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level		3		1

<sup>1.</sup> Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Table 3. ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.



# 1.4 Voltage and current operating ratings


Table 4. Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	IO pin input voltage	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB_DP</sub>	USB_DP input voltage	-0.3	3.63	V
V <sub>USB_DM</sub>	USB_DM input voltage	-0.3	3.63	V
V <sub>REGIN</sub>	USB regulator input	-0.3	6.0	V

## 2 General

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is  $V_{IL} + (V_{IH} - V_{IL}) / 2$ 

Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume the output pins have the following characteristics.

- $C_L=30 pF loads$
- Slew rate disabled
- Normal drive strength



# 2.2 Nonswitching electrical specifications

# 2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	IO pin negative DC injection current — single pin $ \bullet \ \ V_{IN} < V_{SS} \text{-} 0.3 V $	-3	_	mA	1
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins  • Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	2
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	

<sup>1.</sup> All I/O pins are internally clamped to  $V_{SS}$  through a ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{IO\_MIN}$  (=  $V_{SS}$ -0.3 V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R = (V_{IO\_MIN} - V_{IN})/|I_{ICIO}|$ .

## 2.2.2 LVD and POR operating requirements

Table 6. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{POR}$	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	_

<sup>2.</sup> Open drain outputs must be pulled to  $V_{DD}$ .



Table 6. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV = 01)	2.48	2.56	2.64	V	_
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	• Level 1 falling (LVWV = 00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	• Level 2 falling (LVWV = 01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	• Level 3 falling (LVWV = 10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV = 11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	_
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	_
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	• Level 1 falling (LVWV = 00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	• Level 2 falling (LVWV = 01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	• Level 3 falling (LVWV = 10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV = 11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	_
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	_

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

# 2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad (except RESET_b) • $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ , $\text{I}_{OH} = -5 \text{ mA}$ • $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$ , $\text{I}_{OH} = -2.5 \text{ mA}$	V <sub>DD</sub> – 0.5 V <sub>DD</sub> – 0.5	_ _	V V	1, 2
V <sub>OH</sub>	Output high voltage — High drive pad (except RESET_b) • $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{ mA}$ • $1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -10 \text{ mA}$	V <sub>DD</sub> - 0.5 V <sub>DD</sub> - 0.5	_ _	V V	1, 2
I <sub>OHT</sub>	Output high current total for all ports	_	100	mA	



Table 7. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>OL</sub>	Output low voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 2.5 mA	_	0.5	V	
V <sub>OL</sub>	Output low voltage — High drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	0.5	V	
	• 1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OL</sub> = 10 mA	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range	_	1	μA	3
I <sub>IN</sub>	Input leakage current (per pin) at 25 °C	_	0.025	μΑ	3
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	65	μA	3
l <sub>OZ</sub>	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	
R <sub>PU</sub>	Internal pullup resistors	20	50	kΩ	4

<sup>1.</sup> PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

## 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx→RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

Table 8. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1

<sup>2.</sup> The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.

<sup>3.</sup> Measured at V<sub>DD</sub> = 3.6 V

<sup>4.</sup> Measured at V<sub>DD</sub> supply voltage = V<sub>DD</sub> min and Vinput = V<sub>SS</sub>



Table 8. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	VLLS0 → RUN					
		_	106	120	μs	
	VLLS1 → RUN					
		_	105	117	μs	
	VLLS3 → RUN					
		_	47	54	μs	
	• LLS → RUN					
		_	4.5	5.0	μs	
	VLPS → RUN					
		_	4.5	5.0	μs	
	STOP → RUN					
		_	4.5	5.0	μs	

<sup>1.</sup> Normal boot (FTFA\_FOPT[LPBOOT]=11).

# 2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 9. Power consumption operating behaviors

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_RUNCO_</sub> CM	Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V	_	6.1		mA	2
I <sub>DD_RUNCO</sub>	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V	_	3.8	4.4	mA	3
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	4.6	5.2	mA	3



Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
I <sub>DD_RUN</sub>	Run mode current - 48 MHz core / 24	at 25 °C	6.0	6.2	mA	3, 4
	MHz bus and flash, all peripheral clocks enabled, code executing from	at 70 °C	6.2	6.4	mA	1
	flash, at 3.0 V	at 125 °C	6.2	6.5	mA	
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	2.7	3.2	mA	3
I <sub>DD_WAIT</sub>	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V	_	2.1	2.6	mA	3
I <sub>DD_PSTOP2</sub>	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus, at 3.0 V	_	1.5	2.0	mA	3
I <sub>DD_VLPRCO_CM</sub>	Very-low-power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, LPTMR running with 4 MHz internal reference clock, CoreMark benchmark code executing from flash, at 3.0 V	_	732	_	μА	5
I <sub>DD_VLPRCO</sub>	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code executing from flash, at 3.0 V	_	161	329	μА	6
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V	_	185	352	μА	6
I <sub>DD_VLPR</sub>	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code executing from flash, at 3.0 V	_	255	421	μА	4, 6
I <sub>DD_VLPW</sub>	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled, at 3.0 V		110	281	μА	6
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V	at 25 °C	305	326	μA	_
		at 50 °C	317	344	μA	
		at 70 °C	337	380	μΑ	
		at 85 °C	364	428	μA	
		at 105 °C	429	553	μΑ	]
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at	at 25 °C	2.69	4.14	μΑ	_
	3.0 V	at 50 °C	5.54	9.80	μΑ	]
		at 70 °C	11.80	21.94	μA	1

Table continues on the next page...

Freescale Semiconductor, Inc.



Table 9. Power consumption operating behaviors (continued)

Symbol	Description	Temp.	Тур.	Max	Unit	Note
		at 85 °C	21.13	39.13	μA	
		at 105 °C	45.85	85.45	μΑ	1
I <sub>DD_LLS</sub>	Low leakage stop mode current at 3.0	at 25 °C	1.98	2.65	μA	_
	V	at 50 °C	3.13	4.35	μΑ	
		at 70 °C	5.65	8.34	μΑ	
		at 85 °C	9.58	14.29	μΑ	
		at 105 °C	20.52	31.74	μΑ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current	at 25 °C	1.46	2.06	μΑ	_
	at 3.0 V	at 50 °C	2.29	3.22	μΑ	
		at 70 °C	4.10	5.90	μΑ	
		at 85 °C	6.93	10.02	μΑ	1
		at 105 °C	14.80	22.12	μΑ	
I <sub>DD_VLLS1</sub>		at 25 °C	0.71	1.20	μΑ	_
	at 3.0V	at 50 °C	1.10	1.71	μΑ	1
		at 70 °C	2.09	3.03	μΑ	
		at 85 °C	3.80	5.42	μΑ	1
		at 105 °C	8.84	12.98	μΑ	1
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.40	0.88	μΑ	_
	(SMC_STOPCTRL[PORPO] = 0) at 3.0 V	at 50 °C	0.80	1.40	μΑ	1
	3.0 V	at 70 °C	1.79	2.72	μΑ	1
		at 85 °C	3.50	5.10	μΑ	
		at 105 °C	8.54	12.63	μA	1
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current	at 25 °C	0.23	0.69	μA	7
	(SMC_STOPCTRL[PORPO] = 1) at 3.0 V	at 50 °C	0.61	1.19	μA	1
	J.U V	at 70 °C	1.59	2.50	μA	1
		at 85 °C	3.30	4.89	μA	1

<sup>1.</sup> The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.

<sup>2.</sup> MCG configured for PEE mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.

<sup>3.</sup> MCG configured for FEI mode.

<sup>4.</sup> Incremental current consumption from peripheral activity is not included.

MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.

<sup>6.</sup> MCG configured for BLPI mode.

<sup>7.</sup> No brownout.



Table 10. Low power mode peripheral adders — typical value

Symbol	Description	_		T	empera	ature (°0	C)		Uni
			-40	25	50	70	85	105	
I <sub>IREFSTEN4MHz</sub>	4 MHz internal reference clock Measured by entering STOP o with 4 MHz IRC enabled.		56	56	56	56	56	56	μA
I <sub>IREFSTEN32KHz</sub>	32 kHz internal reference clock Measured by entering STOP m 32 kHz IRC enabled.		52	52	52	52	52	52	μA
I <sub>EREFSTEN4MHz</sub>	External 4 MHz crystal clock at Measured by entering STOP o with the crystal enabled.		206	228	237	245	251	258	μA
I <sub>EREFSTEN32KHz</sub>	External 32 kHz crystal clock	VLLS1	440	490	540	560	570	580	nA
	adder by means of the OSC0_CR[EREFSTEN and	VLLS3	440	490	540	560	570	580	
	EREFSTEN] bits. Measured	LLS	490	490	540	560	570	680	
	by entering all modes with the crystal enabled.	VLPS	510	560	560	560	610	680	
	crystal enabled.	STOP	510	560	560	560	610	680	
I <sub>CMP</sub>	CMP peripheral adder measure the device in VLLS1 mode with using the 6-bit DAC and a sing input for compare. Includes 6-bit consumption.	CMP enabled le external	22	22	22	22	22	22	μ <i>Α</i>
I <sub>RTC</sub>	RTC peripheral adder measure the device in VLLS1 mode with kHz crystal enabled by means RTC_CR[OSCE] bit and the R for 1 minute. Includes ERCLK3 external crystal) power consum	n external 32 of the TC ALARM set 32K (32 kHz	432	357	388	475	532	810	nA
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μA
	115200 baud rate. Includes selected clock source power consumption.	OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>TPM</sub>	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output	MCGIRCLK (4 MHz internal reference clock)	86	86	86	86	86	86 μ.	
	compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.	OSCERCLK (4 MHz external crystal)	235	256	265	274	280	287	



Table 10. Low power mode peripheral adders — typical value (continued)

Symbol	Description		T	empera	ature (°0	C)		Unit
		-40	25	50	70	85	105	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μА
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μА

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA






Figure 2. Run mode supply current vs. core frequency






Figure 3. VLPR mode current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors

Table 11. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	16	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	18	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	11	dΒμV	
$V_{RE4}$	Radiated emissions voltage, band 4	500-1000	13	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	М	_	2, 3

<sup>1.</sup> Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic



#### General

- application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 8 \text{ MHz}$  (crystal),  $f_{SYS} = 48 \,\text{MHz}$ ,  $f_{BUS} = 24 \,\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

# 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

## 2.2.8 Capacitance attributes

Table 12. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance	_	7	pF

# 2.3 Switching specifications

## 2.3.1 Device clock specifications

Table 13. Device clock specifications

Symbol	Description	Min.	Max.	Unit
	Normal run mode			•
f <sub>SYS</sub>	System and core clock	_	48	MHz
f <sub>BUS</sub>	Bus clock	_	24	MHz
f <sub>FLASH</sub>	Flash clock	_	24	MHz
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz
f <sub>LPTMR</sub>	LPTMR clock	_	24	MHz
	VLPR and VLPS modes <sup>1</sup>			
f <sub>SYS</sub>	System and core clock	_	4	MHz
f <sub>BUS</sub>	Bus clock	_	1	MHz
f <sub>FLASH</sub>	Flash clock	_	1	MHz
f <sub>LPTMR</sub>	LPTMR clock <sup>2</sup>	_	24	MHz



Table 13. Device clock specifications (continue)	clock specifications (continued)
--	----------------------------------

Symbol	Description	Min.	Max.	Unit
f <sub>ERCLK</sub>	External reference clock	_	16	MHz
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz
f <sub>TPM</sub>	TPM asynchronous clock	_	8	MHz
f <sub>UART0</sub>	UART0 asynchronous clock	_	8	MHz

The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.

## 2.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO and UART signals.

Table 14. General switching specifications

Description	Min.	Max.	Unit	Notes
GPIO pin interrupt pulse width (digital glitch filter disabled)  — Synchronous path	1.5	_	Bus clock cycles	1
External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
Port rise and fall time	_	36	ns	3

<sup>1.</sup> The greater synchronous and asynchronous timing must be met.

# 2.4 Thermal specifications

# 2.4.1 Thermal operating requirements

Table 15. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>J</sub>	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

<sup>2.</sup> The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

<sup>2.</sup> This is the shortest pulse that is guaranteed to be recognized.

<sup>3. 75</sup> pF load



#### 2.4.2 Thermal attributes

Table 16. Thermal attributes

Board type	Symbol	Description	64 LQFP	48 QFN	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	71	83	98	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	53	30	34	°C/W	
Single-layer (1S)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./min. air speed)	59	68	82	°C/W	
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	46	24	28	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	35	12	13	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	21	2.3	2.3	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	6	5	8	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

# 3 Peripheral operating requirements and behaviors

# 3.1 Core modules



## 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 4. Serial wire clock input timing






Figure 5. Serial wire data timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

# 3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal V <sub>DD</sub> and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using C3[SCTRIM] and C4[SCFTRIM]	_	± 0.3	± 0.6	%f <sub>dco</sub>	1



Table 18. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
$\Delta f_{dco\_t}$		trimmed average DCO output Itage and temperature	_	+0.5/-0.7	± 3	%f <sub>dco</sub>	1, 2
$\Delta f_{dco\_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f <sub>dco</sub>	1, 2
f <sub>intf_ft</sub>		frequency (fast clock) — nominal V <sub>DD</sub> and 25 °C	_	4	_	MHz	
Δf <sub>intf_ft</sub>	Frequency deviati (fast clock) over to factory trimmed at	_	+1/-2	± 3	%f <sub>intf_ft</sub>	2	
f <sub>intf_t</sub>		Internal reference frequency (fast clock) — user trimmed at nominal V <sub>DD</sub> and 25 °C		_	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00		(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
	1	FI	LL	1			
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS = 00) 640 × f <sub>fll ref</sub>	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01)  1280 × f <sub>fill ref</sub>	40	41.94	48	MHz	
f <sub>dco_t_DMX3</sub>	DCO output frequency	Low range (DRS = 00) $732 \times f_{fil\ ref}$	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) $1464 \times f_{fil\_ref}$	_	47.97	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter		_	180	_	ps	7
-	• f <sub>VCO</sub> = 48 M	Hz					
t <sub>fll_acquire</sub>	FLL target frequer	ncy acquisition time	_	_	1	ms	8
	-	PI	LL	1			l
f <sub>vco</sub>	VCO operating fre	equency	48.0	_	100	MHz	
I <sub>pll</sub>		rent IHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 48)	_	1060		μΑ	9
I <sub>pll</sub>		rent IHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = V multiplier = 24)	_	600	_	μΑ	9
f <sub>pll_ref</sub>	PLL reference free	quency range	2.0	_	4.0	MHz	
J <sub>cyc_pll</sub>	PLL period jitter (F	• •					10
, · —i·	40.14	I <del>-</del>	_	120		ne	
	<ul> <li>f<sub>vco</sub> = 48 MH</li> </ul>	12		120		ps	



Table 18. MCG specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					10
	• f <sub>vco</sub> = 48 MHz	_	1350	_	ps	
	• f <sub>vco</sub> = 100 MHz	_	600	_	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/	S	11
I				f <sub>pll_ref</sub> )		

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V<sub>DD</sub> and 25 °C, f<sub>ints ft</sub>.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- 4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation  $(\Delta f_{dco-t})$  over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 3.3.2 Oscillator electrical specifications

# 3.3.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
		_	1.2	_	mA	



Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 24 MHz	_	1.5	_	mA	
	• 32 MHz					
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μΑ	
	• 8 MHz (RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

<sup>1.</sup>  $V_{DD}$ =3.3 V, Temperature =25 °C 2. See crystal or resonator manufacturer's recommendation



#### Peripheral operating requirements and behaviors

- 3.  $C_x$ ,  $C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

# 3.4 Memories and memory interfaces

## 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.



## 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	_
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	88	650	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.



# 3.4.1.4 Reliability specifications

### Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes	
Program Flash							
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_	
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_	
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2	

Typical data retention values are based on measured response accelerated at high temperature and derated to a
constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
Engineering Bulletin EB619.

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

## 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 25 and Table 26 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 3.6.1.1 16-bit ADC operating conditions Table 25. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	_
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	3
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	3

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at -40 °C ≤ T<sub>i</sub> ≤ 125 °C.



Table 25. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{ADIN}$	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	_
		All other modes	VREFL	_	VREFH		
$C_{ADIN}$	Input	16-bit mode	_	8	10	pF	_
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	_
R <sub>AS</sub>	Analog source	13-bit / 12-bit modes					4
	resistance (external)	f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	5
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	5
$C_{\text{rate}}$	ADC conversion	≤ 13-bit modes					6
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					6
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume  $V_{DDA}$  = 3.0 V, Temp = 25 °C,  $f_{ADCK}$  = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.






Figure 6. ADC input impedance equivalency diagram

## 3.6.1.2 16-bit ADC electrical characteristics

Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC =	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	0	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
	Clock Source	• ADLPC = 1, ADHSC = 1	3.0	5.2	7.3	MHz	
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	4.4	6.2	9.5	MHz	
		• ADLPC = 0, ADHSC = 1					
	Sample Time	See Reference Manual chapte	r for sample	times			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	,	• <12-bit modes	_	±0.2	-0.3 to 0.5		



Table 26. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
,		• <12-bit modes	_	±0.5	-0.7 to		
				+0.5			
$E_FS$	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		<12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
$E_Q$	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number of bits	16-bit differential mode	12.8	14.5	_	bits	6
	Of Dits	• Avg = 32	11.9	13.8	_	bits	
		• Avg = 4					
		40.1%	12.2	13.9	_	bits	
		16-bit single-ended mode	11.4	13.1	_	bits	
		• Avg = 32					
		• Avg = 4					
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	2 × ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode	_	-94	_	dB	7
	distortion	• Avg = 32		0.5		-ID	
		40 leit aim als souds dones de	_	-85	_	dB	
		16-bit single-ended mode					
		• Avg = 32					
SFDR	Spurious free	16-bit differential mode	82	95	_	dB	7
	dynamic range	• Avg = 32	70			l In	
		10 hit simple anded made	78	90	_	dB	
		16-bit single-ended mode					
		• Avg = 32					
E <sub>IL</sub>	Input leakage error			$I_{In} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating
	-	A		4.00	4.00	1100	ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8



#### Peripheral operating requirements and behaviors

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz




Figure 7. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 8. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode



# 3.6.2 CMP and 6-bit DAC electrical specifications

Table 27. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μА
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μA
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

<sup>1.</sup> Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ –0.6 V.

<sup>2.</sup> Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.

<sup>3. 1</sup> LSB = V<sub>reference</sub>/64



#### Peripheral operating requirements and behaviors




Figure 9. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)






Figure 10. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

## 3.6.3 12-bit DAC electrical characteristics

# 3.6.3.1 12-bit DAC operating requirements Table 28. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
IL	Output load current	1	1	mA	

- 1. The DAC reference can be selected to be  $V_{\text{DDA}}$  or VREFH.
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC



## 3.6.3.2 12-bit DAC operating behaviors Table 29. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	250	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	900	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode		_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60		90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
$T_GE$	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV with  $V_{DDA}$  > 2.4 V 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device






Figure 11. Typical INL error vs. digital code






Figure 12. Offset at half scale vs. temperature

### 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces

# 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.



#### **NOTE**

The MCGPLLCLK meets the USB jitter specifications for certification with the use of an external clock/crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter specifications for certification.

# 3.8.2 USB VREG electrical specifications Table 30. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μA	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μA	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode  • VREGIN = 5.0 V and temperature=25 °C  • Across operating voltage and temperature	_ _	650 —	4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_		1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

- 1. Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.
- 2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.



#### 3.8.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to  $20\%~V_{DD}$  and  $80\%~V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 31.	SPI master	mode timing	on slew rate	e disabled pads
-----------	------------	-------------	--------------	-----------------

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x	ns	2
				t <sub>periph</sub>		
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x	ns	_
				t <sub>periph</sub>		
6	t <sub>SU</sub>	Data setup time (inputs)	18	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	15	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

Table 32. SPI master mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	f <sub>periph</sub> /2048	f <sub>periph</sub> /2	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>periph</sub>	2048 x t <sub>periph</sub>	ns	2
3	t <sub>Lead</sub>	Enable lead time	1/2	_	t <sub>SPSCK</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	_
5	twspsck	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	1024 x t <sub>periph</sub>	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	96	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	0	_	ns	_

Table continues on the next page...


<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 



Table 32.	SPI master mode timing	on slew rate enabled	pads (continued)
-----------	------------------------	----------------------	------------------

Num.	Symbol	Description	Min.	Max.	Unit	Note
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	52	ns	_
9	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
10	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	_	36	ns	_
	t <sub>FO</sub>	Fall time output				

- 1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).
- 2.  $t_{periph} = 1/f_{periph}$




- 1. If configured as an output.
  2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA = 0)



#### Peripheral operating requirements and behaviors



<sup>1.</sup>If configured as output

Figure 14. SPI master mode timing (CPHA = 1)

Table 33. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2.5	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	3.5	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	31	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>Fl</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	_
	t <sub>FO</sub>	Fall time output				

<sup>1.</sup> For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

<sup>2.</sup>  $t_{periph} = 1/f_{periph}$ 

<sup>3.</sup> Time to data active from high-impedance state

<sup>4.</sup> Hold time to high-impedance state



Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f <sub>op</sub>	Frequency of operation	0	f <sub>periph</sub> /4	Hz	1
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>periph</sub>	_	ns	2
3	t <sub>Lead</sub>	Enable lead time	1	_	t <sub>periph</sub>	_
4	t <sub>Lag</sub>	Enable lag time	1	_	t <sub>periph</sub>	_
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>periph</sub> - 30	_	ns	_
6	t <sub>SU</sub>	Data setup time (inputs)	2	_	ns	_
7	t <sub>HI</sub>	Data hold time (inputs)	7	_	ns	_
8	t <sub>a</sub>	Slave access time	_	t <sub>periph</sub>	ns	3
9	t <sub>dis</sub>	Slave MISO disable time	_	t <sub>periph</sub>	ns	4
10	t <sub>v</sub>	Data valid (after SPSCK edge)	_	122	ns	_
11	t <sub>HO</sub>	Data hold time (outputs)	0	_	ns	_
12	t <sub>RI</sub>	Rise time input	_	t <sub>periph</sub> - 25	ns	_
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	36	ns	_

Table 34. SPI slave mode timing on slew rate enabled pads

1. For SPI0  $f_{periph}$  is the bus clock ( $f_{BUS}$ ). For SPI1  $f_{periph}$  is the system clock ( $f_{SYS}$ ).

Fall time output

- 2.  $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

 $t_{\text{FO}}$ 




Figure 15. SPI slave mode timing (CPHA = 0)



#### Peripheral operating requirements and behaviors




Figure 16. SPI slave mode timing (CPHA = 1)

# 3.8.4 Inter-Integrated Circuit Interface (I2C) timing Table 35. I2C timing

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3</sup> , <sup>6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

<sup>1.</sup> The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only achieved when using the High drive pins (see Voltage and current operating behaviors) or when using the Normal drive pins and VDD ≥ 2.7 V



- The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves
  acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and
  SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
- 7. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 17. Timing definition for fast and standard mode devices on the I<sup>2</sup>C bus

#### 3.8.5 **UART**

See General switching specifications.

#### 3.8.6 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.



# 3.8.6.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15.5	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	19	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	26	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns

Table 36. I2S/SAI master mode timing




Figure 18. I2S/SAI timing — master modes



Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	33	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	28	ns

Table 37. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 19. I2S/SAI timing — slave modes

# 3.8.6.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.



Table 38. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid		_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid		_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK		_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 20. I2S/SAI timing — master modes

Table 39. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns

Table continues on the next page...



Table 39. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK		_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_		ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK		_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 21. I2S/SAI timing — slave modes

## 3.9 Human-machine interfaces (HMI)

## 3.9.1 TSI electrical specifications

Table 40. TSI electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μΑ

Table continues on the next page...



Table 40. TSI electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
TSI_RUNV	Variable power consumption in run mode (depends on oscillator's current selection)	1.0	_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μA
TSI_DIS	Power consumption in disable mode	_	1.2	_	μA
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	0.19	_	1.03	V

#### 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00473D
48-pin QFN	98ASA00466D
64-pin LQFP	98ASS23234W

#### 5 Pinout

## 5.1 KL26 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.



64	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
LQFP 1	QFN	QFN 1	PTE0	DISABLED		PTE0	SPI1_MISO	UART1_TX	RTC_	CMP0_OUT	I2C1_SDA	
'		ı	FIEU	DISABLED		FIEU	JETT_IMISO	UANTI_IX	CLKOUT	OWFU_OUT	IZOT_SDA	
2	_	_	PTE1	DISABLED		PTE1	SPI1_MOSI	UART1_RX		SPI1_MISO	I2C1_SCL	
3	1	_	VDD	VDD	VDD							
4	2	2	VSS	VSS	VSS							
5	3	3	USB0_DP	USB0_DP	USB0_DP							
6	4	4	USB0_DM	USB0_DM	USB0_DM							
7	5	5	VOUT33	VOUT33	VOUT33							
8	6	6	VREGIN	VREGIN	VREGIN							
9	7		PTE20	ADC0_DP0/ ADC0_SE0	ADC0_DP0/ ADC0_SE0	PTE20		TPM1_CH0	UART0_TX			
10	8	-	PTE21	ADC0_DM0/ ADC0_SE4a	ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	UARTO_RX			
11	_	_	PTE22	ADC0_DP3/ ADC0_SE3	ADC0_DP3/ ADC0_SE3	PTE22		TPM2_CH0	UART2_TX			
12	-	-	PTE23	ADC0_DM3/ ADC0_SE7a	ADC0_DM3/ ADC0_SE7a	PTE23		TPM2_CH1	UART2_RX			
13	9	7	VDDA	VDDA	VDDA							
14	10	1	VREFH	VREFH	VREFH							
15	11	-	VREFL	VREFL	VREFL							
16	12	8	VSSA	VSSA	VSSA							
17	13	1	PTE29	CMP0_IN5/ ADC0_SE4b	CMP0_IN5/ ADC0_SE4b	PTE29		TPM0_CH2	TPM_CLKIN0			
18	14	9	PTE30	DACO_OUT/ ADCO_SE23/ CMPO_IN4	DACO_OUT/ ADCO_SE23/ CMPO_IN4	PTE30		TPM0_CH3	TPM_CLKIN1			
19	-	-	PTE31	DISABLED		PTE31		TPM0_CH4				
20	15	_	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
21	16	_	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
22	17	10	PTA0	SWD_CLK	TSI0_CH1	PTA0		TPM0_CH5				SWD_CLK
23	18	11	PTA1	DISABLED	TSI0_CH2	PTA1	UARTO_RX	TPM2_CH0				
24	19	12	PTA2	DISABLED	TSI0_CH3	PTA2	UART0_TX	TPM2_CH1				
25	20	13	PTA3	SWD_DIO	TSI0_CH4	PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
26	21	14	PTA4	NMI_b	TSI0_CH5	PTA4	I2C1_SDA	TPM0_CH1				NMI_b
27			PTA5	DISABLED		PTA5	USB_CLKIN	TPM0_CH2			I2S0_TX_ BCLK	
28	_	-	PTA12	DISABLED		PTA12		TPM1_CH0			I2S0_TXD0	
29	-	-	PTA13	DISABLED		PTA13		TPM1_CH1			I2S0_TX_FS	
30	22	15	VDD	VDD	VDD							
31	23	16	VSS	VSS	VSS							
32	24	17	PTA18	EXTAL0	EXTAL0	PTA18		UART1_RX	TPM_CLKIN0			
33	25	18	PTA19	XTAL0	XTAL0	PTA19		UART1_TX	TPM_CLKIN1		LPTMR0_ ALT1	



#### **Pinout**

64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
34	26	19	PTA20	RESET_b		PTA20						RESET_b
35	27	20	PTB0/ LLWU_P5	ADC0_SE8/ TSI0_CH0	ADC0_SE8/ TSI0_CH0	PTB0/ LLWU_P5	I2C0_SCL	TPM1_CH0				
36	28	21	PTB1	ADC0_SE9/ TSI0_CH6	ADC0_SE9/ TSI0_CH6	PTB1	I2C0_SDA	TPM1_CH1				
37	29	-	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	TPM2_CH0				
38	30	-	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2C0_SDA	TPM2_CH1				
39	31	_	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_MOSI	UARTO_RX	TPM_CLKIN0	SPI1_MISO		
40	32	_	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_MISO	UARTO_TX	TPM_CLKIN1	SPI1_MOSI		
41	-	-	PTB18	TSI0_CH11	TSI0_CH11	PTB18		TPM2_CH0	I2S0_TX_ BCLK			
42	_	-	PTB19	TSI0_CH12	TSI0_CH12	PTB19		TPM2_CH1	12S0_TX_FS			
43	33	-	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0		EXTRG_IN	audioUSB_ SOF_OUT	CMP0_OUT	I2S0_TXD0	
44	34	22	PTC1/ LLWU_P6/ RTC_CLKIN	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0		12S0_TXD0	
45	35	23	PTC2	ADC0_SE11/ TSI0_CH15	ADC0_SE11/ TSI0_CH15	PTC2	I2C1_SDA		TPM0_CH1		I2S0_TX_FS	
46	36	24	PTC3/ LLWU_P7	DISABLED		PTC3/ LLWU_P7		UART1_RX	TPM0_CH2	CLKOUT	I2S0_TX_ BCLK	
47	_	-	VSS	VSS	VSS							
48	_	_	VDD	VDD	VDD							
49	37	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	TPM0_CH3	I2S0_MCLK		
50	38	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	I2S0_RXD0		CMP0_OUT	
51	39	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN	I2S0_RX_ BCLK	SPI0_MISO	I2S0_MCLK	
52	40	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO	audioUSB_ SOF_OUT	12S0_RX_FS	SPI0_MOSI		
53	_	_	PTC8	CMP0_IN2	CMP0_IN2	PTC8	I2C0_SCL	TPM0_CH4	I2S0_MCLK			
54	-	-	PTC9	CMP0_IN3	CMP0_IN3	PTC9	I2C0_SDA	TPM0_CH5	I2S0_RX_ BCLK			
55	-	-	PTC10	DISABLED		PTC10	I2C1_SCL		12S0_RX_FS			
56	-	-	PTC11	DISABLED		PTC11	I2C1_SDA		12S0_RXD0			
57	41	_	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0			
58	42	-	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1			
59	43	-	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO		
60	44	-	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI		
61	45	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4			



64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
62	46	30	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5			
63	47	31	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	UARTO_RX		SPI1_MISO		
64	48	32	PTD7	DISABLED		PTD7	SPI1_MISO	UART0_TX		SPI1_MOSI		

## 5.2 KL26 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see KL26 Signal Multiplexing and Pin Assignments.






Figure 22. KL26 64-pin LQFP pinout diagram






Figure 23. KL26 48-pin QFN pinout diagram






Figure 24. KL26 32-pin QFN pinout diagram

## 6 Ordering parts

## 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: PKL26 and MKL26

## 7 Part identification

54



## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

#### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KL##	Kinetis family	• KL26
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> </ul>
R	Silicon revision	<ul><li>(Blank) = Main</li><li>A = Revision after main</li></ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	R = Tape and reel

## 7.4 Example

This is an example part number:

MKL26Z128VFM4



## 8 Terminology and guidelines

## 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### **8.1.1 Example**

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

## 8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

#### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

#### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF



## 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

## 8.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

#### 8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.




## 8.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

## 8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):



Table 41. Typical value conditions

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

## 9 Revision history

The following table provides a revision history for this document.

Table 42. Revision history

Rev. No.	Date	Substantial Changes
3	3/2014	Updated the front page and restructured the chapters
4	5/2014	<ul> <li>Updated Power consumption operating behaviors</li> <li>Updated USB electrical specifications</li> <li>Updated Definition: Operating behavior</li> </ul>
5	08/2014	<ul> <li>Updated related source in the front page</li> <li>Updated Power consumption operating behaviors</li> <li>Updated the note in USB electrical specifications</li> </ul>





How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2012-2014 Freescale Semiconductor, Inc.





Document Number KL26P64M48SF5

Revision 5 08/2014