

Designing a Pipelined CPU


Review -- Single Cycle CPU




Review -- Multiple Cycle CPU




Review -- Instruction Latencies




Instruction Latencies and Throughput



•Multiple Cycle CPU



Pipelined CPU



Pipelining Advantages

- Higher *maximum* throughput
- Higher *utilization* of CPU resources

• But, more complicated *datapath*, more complex control(?)

Pipelining Advantages

CPU Design Technology	Control Logic	Peak Throughput	
		1	
Single-Cycle CPU	Combinational Logic		
Multiple-Cycle CPU	FSM or Microprogram	1	
Pipelined CPU		1	

Pipelining in Modern CPUs

- CPU Datapath
- Arithmetic Units
- System Buses
- Software (at multiple levels)
- etc...

A Pipelined Datapath

IF: Instruction fetch


ID: Instruction decode and register fetch

EX: Execution and effective address calculation


MEM: Memory access

WB: Write back


Pipelined Datapath



Execution in a Pipelined Datapath




Mixed Instructions in the Pipeline




Pipeline Principles

- All instructions that share a pipeline must have the same *stages* in the same *order*.
 - therefore, add does nothing during Mem stage
 - sw does nothing during WB stage
- All intermediate values must be latched each cycle.
- There is no functional block reuse





Pipelined Datapath



CSE 141, S2'06

Jeff Brown






sub \$15, \$4, \$1

lw \$12, 1000(\$4)


add \$10, \$1, \$2


Memory Access

Write Back




Instruction Fetch sub \$15, \$4, \$1 lw \$12, 1000(\$4) add \$10, \$1, \$2 Write Back IF/ID ID ÆX EXMEM MEM N B Add Add Shift left 2 Read Instruction register 1 Address Read data 1 Read register 2 Instruction Registers Read ALU m em ory Read Winde data 2 Address data register М Data Winde m em ory data Winde Sign extend






The Pipeline, with controls But....



Pipelined Control

- can't use microprogram.
- FSM not really appropriate.
- Combinational logic!
 - signals generated once, but follow instruction through the pipeline


Pipelined Control



Pipelined Control Signals

	Execution Stage Control Lines				Memory Stage Control Lines			Write Back Stage Control Lines	
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	MemRead	MemWrite	RegWrite	MemtoReg
R-Format	1	1	0	0	0	0	0	1	0
lw	0	0	0	1	0	1	0	1	1
SW	X	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

The Pipeline with Control Logic



Is it really that easy?

• What happens when...

add \$3, \$10, \$11 lw \$8, 1000(\$3) sub \$11, \$8, \$7

add \$3, \$10, \$11 Execute/ Memory Access Write Back lw \$8, 1000(\$3) **Address Calculation** IF/ID ID ÆX EX/MEM MEM N B Add result Shift bft2 Read Instruction register 1 Address Read data 1 Read negister 2 Instruction Registers Read m em ory Read Windte Address

result.

data

Data

m em ory

Winde data

data 2

extend

register

Winde

CSE 141, S2'06 Jeff Brown

u

х


sub \$11, \$8, \$7

lw \$8, 1000(\$3)

add \$3, \$10, \$11

Memory Access

Write Back



CSE 141, S2'06


add \$10, \$1, \$2

sub \$11, \$8, \$7

lw \$8, 1000(\$3)

add \$3, \$10, \$11


Write Back



CSE 141, S2'06

Data Hazards

• When a result is needed in the pipeline before it is available, a "data hazard" occurs.



CSE 141, S2'06

Jeff Brown

Pipelining Key Points

- ET = IC * CPI * CT
- We achieve high *throughput* without reducing instruction *latency*.
- Pipelining exploits a special kind of parallelism (parallelism between functionality required in different cycles).
- Pipelining uses combinational logic (and registers to propagate) to generate control signals.
- Pipelining creates potential hazards.