

Advanced Computer Architecture

—

Part I: General Purpose Trimaran Practical Lab (II)


EPFL – I&C – LAP

Exploiting ILP Statically

- ❑ VLIW requires optimized software for performance
- ❑ Different techniques used by compilers
 - ❖ Predication
 - ❖ Loop Unrolling
 - ❖ Software pipelining/Modulo scheduling
- ❑ Lab 3 explores loop unrolling
- ❑ This lab explores predication and modulo scheduling

Compiler Optimizations

- ❑ We can control the Trimaran compiler optimizations
- ❑ Allows optimization isolation and effect comparison



Predication

- We explore predication with if-then benchmark

- Benchmark source code

`~/trimaran-workspace/benchmarks/ifthen/src/`

- To observe predication effects, we will turn off both loop unrolling and modulo scheduling optimizations

Predication Setup

- ❑ Open "Parameters" "std"
- ❑ Under "impact", open "Extended Impact Parameter Set"
- ❑ Turn off loop unrolling
`do_loop_unroll = no`
- ❑ Under "elcor", open "DRIVER_DEFAULTS"
- ❑ Turn off modulo scheduling
`do_modulo_scheduling = no`
- ❑ "Save Changes As" "std_predication"

Predication Compilation

□ Compile ifthen benchmark with predication

- ❖ Open "Compile"
- ❖ Benchmark "ifthen"
- ❖ Parameter-Set "std_predication"
- ❖ Project-File "NEW" "ifthen"
- ❖ Compilation and Simulation
 - Basic Blocks and Hyper Blocks
 - Code Generation
 - Processor Simulation
- ❖ GO!

Predication

- ❑ Compare the two assemblies generated
- ❑ How does the CMPP instruction affect performance?
Relate to the instruction latency.
 - ❖ What architectural support enables CMPP instruction?
- ❑ Compare the number of cycles, number of operations, size of code, and IPC

Modulo Scheduling

- ❑ We explore modulo scheduling with “modulo_scheduling” benchmark

- ❑ Benchmark source code

`~/trimaran-workspace/benchmarks/modulo_scheduling/src/`

- ❑ We will compare execution with and without modulo scheduling

❖ Note: We will first have to add an extra functional unit just for the purpose of the experiment

Adding a Functional Unit

□ Edit the machine used to have 3 floating point units

- ❖ Open "Machine" and edit "hpl_pd_elcor_std.hmdes2"

- ❖ In the text editor, edit line 166

```
$def !float_units 3
```

- ❖ Close the editor and "Make"

□ Functional unit latencies

- ❖ Int_alu_latency 1

- ❖ Float_alu_latency 3

- ❖ Load_localmem_latency 2

Modulo Scheduling Compilation

- ❑ Compile modulo_scheduling benchmark
 - ❖ Open "Compile"
 - ❖ Benchmark "modulo_scheduling"
 - ❖ Parameter-Set "std"
 - ❖ Project-File "NEW" "modulo_scheduling"
 - ❖ Compilation and Simulation
 - Basic Blocks
 - Code Generation
 - Processor Simulation
 - ❖ GO!

Unoptimized Assembly Loop

```
r2 = _NUM
...
r33 = 0
r3 = ld r2
```

```
r2 = _a
```


BB7:

LD
ADD1
ADD4
FMUL
FMUL
FMAC
BR
BR
BR

```
r2 = ld r2
r33 = r33 + 1
r2 = r2 + 4
r4 = r2 * r2
r5 = r4 * r2
r3 = *+ r5 r2 r3
r2 = pbr r BB7 0
p2 u = cmp p.<.UN.UN r33 r3
brct r2 p2
```

Ri : General Purpose Reg.
Ri : Floating Point Reg.
Ri : Branch Target Reg.


Software Pipelining



Modulo Scheduling


Due to predicate values, these instructions are discarded

Due to predicate values, these instructions are discarded




Rotating Predicates

Scheduled Loop Kernel



BRF: Branch FOR



Comments:
Src1 is a BTR; Dest1 is a predicate register.
Branch address = src1.address

Disable Modulo Scheduling

❑ Create new parameter-set that disables modulo scheduling

- ❖ Open "Parameters" "std"

- ❖ Under "elcor", open "DRIVER_DEFAULTS"

- ❖ Turn off modulo scheduling

```
do_modulo_scheduling = no
```

- ❖ "Save Changes As" "std_no_modulo"

No Modulo Scheduling Compilation

□ Compile modulo_scheduling benchmark

- ❖ Open "Compile"
- ❖ Benchmark "modulo_scheduling"
- ❖ Parameter-Set "std_no_modulo"
- ❖ Project-File "modulo_scheduling"
- ❖ Compilation and Simulation
 - Basic Blocks
 - Code Generation
 - Processor Simulation
- ❖ GO!

Modulo Scheduling Analysis

- ❑ Looking at the generated code in View IR, we notice that the loop body is 3 cycles, why is that?
- ❑ Compare the performance with and without modulo scheduling: number of cycles, size of code, and IPC, and explain the differences
- ❑ What's the main difference between modulo scheduling and loop unrolling

Resources modification

- ☐ Set the number of floating point units back to 2 (Slide 9)
- ☐ Will the length of the loop body change? Why?
- ☐ Verify using simulation