



© 2013 Intel Corporation

Intel Open Source Graphics Programmer's Reference Manual (PRM) for the 2013 Intel® Core™ Processor Family, including Intel HD Graphics, Intel Iris™ Graphics and Intel Iris Pro Graphics

Volume 2b: Command Reference: Instructions (Command
Opcodes) (Haswell)



Copyright

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Command Reference: Instructions

Table of Contents

Copyright	2
Command Reference: Instructions.....	3
Half Precision Float to Single Precision Float.....	14
End If.....	16
Find First Bit from MSB Side.....	18
Single Precision Float to Half Precision Float.....	20
Else	22
Dot Product 3	24
Dot Product 2	26
Dot Product Homogeneous	28
Dot Product 4	30
Line.....	32
Jump Indexed.....	34
Leading Zero Detection	37
Linear Interpolation.....	39
Illegal	42
Fraction.....	43
Find First Bit from LSB Side.....	45
If	47
Halt.....	49
Double Precision Floating Point Immediate Data Move	51
Bit Field Insert 1	52
Bit Field Extract	54
Bit Field Reverse.....	58
Bit Field Insert 2	59
Average	63
Addition with Carry	64
Addition	66
Arithmetic Shift Right	68



Logic And	70
Compare	72
Count Bits Set	74
Continue	75
Compare NaN	77
Call	79
Branch Diverging	81
Branch Converging	83
Call Absolute	85
Break	87
Multiply Accumulate	89
Reserved Instruction0	91
Logic Xor	92
Reserved Instruction2	94
Reserved Instruction1	95
While	96
Shift Right	98
Shift Left	100
Wait Notification	102
Integer Subtraction with Borrow	104
Reserved Instruction7	106
Reserved Instruction6	107
Reserved Instruction8	108
MI_NOOP	109
MI_NOOP	110
Reserved Instruction4	111
Reserved Instruction3	112
Reserved Instruction5	113
MI_NOOP	114
Conditional Send Message	115
No Operation	117
Multiply	118
Logic Or	120



Logic Not	122
Move Indexed	124
Multiply Add	127
Multiply Accumulate High	130
Move	132
Extended Math Function	134
Sum of Absolute Difference 2	137
Round to Zero	139
Select	141
Sum of Absolute Difference Accumulate 2	143
Round Up	145
Return	147
Plane	149
Round to Nearest or Even	151
Round Down	153
Reserved Instruction9	155
MI_NOOP	156
Send Message	157
MI_SET_PREDICATE	160
MI_USER_INTERRUPT	162
MI_USER_INTERRUPT	163
MI_USER_INTERRUPT	164
MI_USER_INTERRUPT	165
MI_WAIT_FOR_EVENT	166
MI_WAIT_FOR_EVENT	170
MI_WAIT_FOR_EVENT	171
MI_WAIT_FOR_EVENT	172
MI_FLUSH	176
MI_ARB_CHECK	178
MI_ARB_CHECK	179
MI_ARB_CHECK	180
MI_ARB_CHECK	181
MI_RS_CONTROL	182



MI_REPORT_HEAD	183
MI_REPORT_HEAD	184
MI_REPORT_HEAD	185
MI_REPORT_HEAD	186
MI_ARB_ON_OFF	187
MI_ARB_ON_OFF	188
MI_ARB_ON_OFF	189
MI_URB_ATOMIC_ALLOC	190
MI_BATCH_BUFFER_END	191
MI_BATCH_BUFFER_END	192
MI_BATCH_BUFFER_END	193
MI_BATCH_BUFFER_END	194
MI_SUSPEND_FLUSH	195
MI_SUSPEND_FLUSH	196
MI_SUSPEND_FLUSH	197
MI_SUSPEND_FLUSH	198
MI_PREDICATE	199
MI_TOPOLOGY_FILTER	201
MI_RS_CONTEXT	202
MI_LOAD_SCAN_LINES_INCL	203
MI_LOAD_SCAN_LINES_INCL	205
MI_LOAD_SCAN_LINES_EXCL	207
MI_LOAD_SCAN_LINES_EXCL	209
MI_DISPLAY_FLIP	211
MI_SEMAPHORE_MBOX	216
MI_SEMAPHORE_MBOX	218
MI_SEMAPHORE_MBOX	220
MI_SEMAPHORE_MBOX	222
MI_SET_CONTEXT	224
MI_URB_CLEAR	227
MI_MATH	229
MI_STORE_DATA_IMM	231
MI_STORE_DATA_IMM	233



MI_STORE_DATA_IMM	235
MI_STORE_DATA_IMM	237
MI_STORE_DATA_INDEX	240
MI_STORE_DATA_INDEX	242
MI_STORE_DATA_INDEX	244
MI_STORE_DATA_INDEX	246
MI_LOAD_REGISTER_IMM	248
MI_LOAD_REGISTER_IMM	250
MI_LOAD_REGISTER_IMM	252
MI_LOAD_REGISTER_IMM	254
MI_UPDATE_GTT	256
MI_UPDATE_GTT	258
MI_UPDATE_GTT	260
MI_UPDATE_GTT	262
MI_STORE_REGISTER_MEM	264
MI_FLUSH_DW	267
MI_FLUSH_DW	270
MI_FLUSH_DW	274
MI_CLFLUSH	277
MI_LOAD_REGISTER_MEM	279
MI_LOAD_REGISTER_REG	281
MI_RS_STORE_DATA_IMM	283
MI_LOAD_URB_MEM	285
MI_STORE_URB_MEM	287
MI_BATCH_BUFFER_START	289
MI_BATCH_BUFFER_START	292
MI_BATCH_BUFFER_START	296
MI_BATCH_BUFFER_START	298
MI_CONDITIONAL_BATCH_BUFFER_END	300
MI_CONDITIONAL_BATCH_BUFFER_END	302
MI_CONDITIONAL_BATCH_BUFFER_END	304
XY_SETUP_BLT	306
XY_SETUP_CLIP_BLT	309



XY_SETUP_MONO_PATTERN_SL_BLT	310
XY_PIXEL_BLT	313
XY_SCANLINES_BLT	315
XY_TEXT_BLT	317
XY_TEXT_IMMEDIATE_BLT	319
COLOR_BLT	321
SRC_COPY_BLT	323
XY_COLOR_BLT	325
XY_PAT_BLT	327
XY_MONO_PAT_BLT	330
XY_SRC_COPY_BLT	333
XY_MONO_SRC_COPY_BLT	337
XY_FULL_BLT	340
XY_FULL_MONO_SRC_BLT	343
XY_FULL_MONO_PATTERN_BLT	346
XY_FULL_MONO_PATTERN_MONO_SRC_BLT	350
XY_MONO_PAT_FIXED_BLT	354
XY_MONO_SRC_COPY_IMMEDIATE_BLT	357
XY_PAT_BLT_IMMEDIATE	360
XY_SRC_COPY_CHROMA_BLT	363
XY_FULL_IMMEDIATE_PATTERN_BLT	367
XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT	370
XY_PAT_CHROMA_BLT	373
XY_PAT_CHROMA_BLT_IMMEDIATE	376
STATE_PREFETCH	379
STATE_BASE_ADDRESS	381
STATE_SIP	388
SWTESS_BASE_ADDRESS	390
GPGPU_CSR_BASE_ADDRESS	392
MFX_WAIT	393
3DSTATE_VF_STATISTICS	395
Pipeline_Select	396
MFX_PIPE_MODE_SELECT	398



MEDIA_VFE_STATE	406
MEDIA_CURBE_LOAD	413
MFX_SURFACE_STATE	415
MEDIA_INTERFACE_DESCRIPTOR_LOAD	423
MFX_PIPE_BUF_ADDR_STATE.....	425
MFX_IND_OBJ_BASE_ADDR_STATE.....	432
MFX_IND_OBJ_BASE_ADDR_STATE.....	439
MEDIA_STATE_FLUSH.....	447
MFX_BSP_BUF_BASE_ADDR_STATE.....	450
MFX_BSP_BUF_BASE_ADDR_STATE.....	454
MFX_STATE_POINTER.....	458
MFX_QM_STATE	460
MFX_FQM_STATE	462
MFX_DBK_OBJECT.....	464
MFX_DBK_OBJECT.....	468
MFD_IT_OBJECT.....	472
MFX_PAK_INSERT_OBJECT	475
MFX_STITCH_OBJECT	479
MEDIA_OBJECT.....	482
MFX_AVC_IMG_STATE	487
MEDIA_OBJECT_PRT	507
MFX_AVC_DIRECTMODE_STATE	510
MFX_AVC_DIRECTMODE_STATE	514
MFX_AVC_SLICE_STATE	518
MEDIA_OBJECT_WALKER.....	531
GPGPU_OBJECT	538
MFX_AVC_REF_IDX_STATE	542
GPGPU_WALKER	545
MFX_AVC_WEIGHTOFFSET_STATE	548
MFX_SVC_IMG_STATE	551
MFX_SVC_INTERLAYER_STATE.....	580
MFX_SVC_INTERLAYER_MV_STATE	588
MFX_SVC_SLICE_STATE	591



MFD_AVC_PICID_STATE	599
MFD_AVC_DPB_STATE	601
MFD_AVC_SLICEADDR	604
MFD_AVC_BSD_OBJECT	606
MFC_AVC_PAK_OBJECT	608
MFX_SVC_INTERLAYER_OBJECT	611
MFX_VC1_PRED_PIPE_STATE	612
MFX_VC1_DIRECTMODE_STATE	618
MFX_VC1_DIRECTMODE_STATE	620
MFD_VC1_SHORT_PIC_STATE	623
MFD_VC1_LONG_PIC_STATE	632
MFD_VC1_BSD_OBJECT	646
MFX_MPEG2_PIC_STATE	649
MFD_MPEG2_BSD_OBJECT	664
MFC_MPEG2_SLICEGROUP_STATE	666
MFC_MPEG2_PAK_OBJECT	674
VEBOX_SURFACE_STATE	676
VEBOX_STATE	682
VEB_DI_IECP	686
MFX_JPEG_PIC_STATE	690
MFX_JPEG_HUFF_TABLE_STATE	695
MFD_JPEG_BSD_OBJECT	697
3DSTATE_CLEAR_PARAMS	700
3DSTATE_DEPTH_BUFFER	702
3DSTATE_STENCIL_BUFFER	708
3DSTATE_HIER_DEPTH_BUFFER	711
3DSTATE_VERTEX_BUFFERS	713
3DSTATE_VERTEX_ELEMENTS	715
3DSTATE_INDEX_BUFFER	717
3DSTATE_VF	719
3DSTATE_CC_STATE_POINTERS	721
3DSTATE_SCISSOR_STATE_POINTERS	723
3DSTATE_VS	724



3DSTATE_GS	731
3DSTATE_CLIP	741
3DSTATE_SF	748
3DSTATE_WM	757
3DSTATE_CONSTANT_VS.....	766
3DSTATE_CONSTANT_GS	768
3DSTATE_CONSTANT_PS.....	770
3DSTATE_SAMPLE_MASK	772
3DSTATE_CONSTANT_HS	774
3DSTATE_CONSTANT_DS	776
3DSTATE_HS	778
3DSTATE_TE	785
3DSTATE_DS	789
3DSTATE_STREAMOUT	796
3DSTATE_SBE.....	801
3DSTATE_PS.....	810
3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP	820
3DSTATE_VIEWPORT_STATE_POINTERS_CC.....	821
3DSTATE_BLEND_STATE_POINTERS.....	823
3DSTATE_DEPTH_STENCIL_STATE_POINTERS	825
3DSTATE_BINDING_TABLE_POINTERS_VS	827
3DSTATE_BINDING_TABLE_POINTERS_HS.....	829
3DSTATE_BINDING_TABLE_POINTERS_DS	831
3DSTATE_BINDING_TABLE_POINTERS_GS	833
3DSTATE_BINDING_TABLE_POINTERS_PS	835
3DSTATE_SAMPLER_STATE_POINTERS_VS	837
3DSTATE_SAMPLER_STATE_POINTERS_HS.....	838
3DSTATE_SAMPLER_STATE_POINTERS_DS	840
3DSTATE_SAMPLER_STATE_POINTERS_GS	842
3DSTATE_SAMPLER_STATE_POINTERS_PS	844
3DSTATE_URB_VS	846
3DSTATE_URB_HS	848
3DSTATE_URB_DS	850



3DSTATE_URB_GS	852
3DSTATE_GATHER_CONSTANT_VS	854
3DSTATE_GATHER_CONSTANT_GS	858
3DSTATE_GATHER_CONSTANT_HS	862
3DSTATE_GATHER_CONSTANT_DS	866
3DSTATE_GATHER_CONSTANT_PS	870
3DSTATE_DX9_CONSTANTF_VS	874
3DSTATE_DX9_CONSTANTF_PS	876
3DSTATE_DX9_CONSTANTI_VS	878
3DSTATE_DX9_CONSTANTI_PS	881
3DSTATE_DX9_CONSTANTB_VS	883
3DSTATE_DX9_CONSTANTB_PS	885
3DSTATE_DX9_LOCAL_VALID_VS	887
3DSTATE_DX9_LOCAL_VALID_PS	889
3DSTATE_DX9_GENERATE_ACTIVE_VS	891
3DSTATE_DX9_GENERATE_ACTIVE_PS	893
3DSTATE_BINDING_TABLE_EDIT_VS	896
3DSTATE_BINDING_TABLE_EDIT_GS	898
3DSTATE_BINDING_TABLE_EDIT_HS	900
3DSTATE_BINDING_TABLE_EDIT_DS	902
3DSTATE_BINDING_TABLE_EDIT_PS	904
3DSTATE_DRAWING_RECTANGLE	906
3DSTATE_SAMPLER_PALETTE_LOAD0	909
3DSTATE_CHROMA_KEY	910
3DSTATE_POLY_STIPPLE_OFFSET	912
3DSTATE_POLY_STIPPLE_PATTERN	914
3DSTATE_LINE_STIPPLE	915
3DSTATE_AA_LINE_PARAMETERS	918
3DSTATE_SAMPLER_PALETTE_LOAD1	920
3DSTATE_MULTISAMPLE	922
3DSTATE_RAST_MULTISAMPLE	929
3DSTATE_MONOFILTER_SIZE	937
3DSTATE_PUSH_CONSTANT_ALLOC_VS	939



3DSTATE_PUSH_CONSTANT_ALLOC_HS	941
3DSTATE_PUSH_CONSTANT_ALLOC_DS	943
3DSTATE_PUSH_CONSTANT_ALLOC_GS	945
3DSTATE_PUSH_CONSTANT_ALLOC_PS.....	947
3DSTATE_SO_DECL_LIST.....	949
3DSTATE_SO_BUFFER	952
3DSTATE_BINDING_TABLE_POOL_ALLOC	954
3DSTATE_GATHER_POOL_ALLOC	956
3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC.....	958
PIPE_CONTROL.....	960
3DPRIMITIVE	969



Half Precision Float to Single Precision Float

f16to32 - Half Precision Float to Single Precision Float						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The f16to32 instruction converts the half precision float in src0 to single precision float and storing in dst.						
Because this instruction does not have a 16-bit floating-point type, the source data type must be Word (W). The destination type must be F (Float).						
Format:	[(pred)] f16to32[.cmod] (exec_size) dst src0					
Restriction						
Restriction : The FP Mode (Single Precision Floating Point Mode in cr0) must be IEEE mode.						
Restriction : No accumulator access, implicit or explicit.						
Syntax						
[(pred)] f16to32[.cmod] (exec_size) reg reg [(pred)] f16to32[.cmod] (exec_size) reg imm16						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = convert half precision float to single precision float(src0.chan[n]); } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	Y	Y			
Src Types	Dst Types					
W	F					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG			
	ImmSource					
	Exists If:	([Operand Controls][Src0.RegFile]=='IMM')				
	Format:	EU_INSTRUCTION_SOURCES_IMM32				
		Operand Controls				



f16to32 - Half Precision Float to Single Precision Float

		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



End If

endif - End If			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
Description			Project
The endif instruction terminates an if/else/endif block of code. It restores execution to the channels that were active prior to the if/else/endif block.			
The endif instruction is also used to hop out of nested conditionals by jumping to the end of the next outer conditional block when all channels are disabled.			
The following table describes the 16-bit JIP. In GEN binary, JIP is at location src1 and must be of type W (signed word integer). JIP must be an immediate operand, it is a signed 16-bit number. This value is added to IP pre-increment.			HSW
Format: endif JIP			
Restriction			Project
Restriction : Predication is not allowed.			
Restriction : The execution size must be the same for the if, else, and endif instructions of the same code block.			HSW
Syntax			Project
endif (exec_size) imm16			HSW
Pseudocode			
Evaluate(WrEn); if (WrEn == 0) { // all channels false Jump(IP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N
DWord	Bit	Description	
0..3	127:112	Reserved	
		Project:	HSW
	111:96	Format:	MBZ
0..3	JIP		
		Project:	HSW



endif - End If

		Format: S15 Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.
95:91	Reserved	Project: HSW Format: MBZ
90	Flag Register Number	Project: HSW Added a second flag register
89	Flag Subregister Number	Project: HSW This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.
88:64	Source 0	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
88:64	Source 0	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1') Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
63:32	Operand Control	Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format: EU_INSTRUCTION_HEADER



Find First Bit from MSB Side

fbh - Find First Bit from MSB Side

Project: HSW
Source: EuIsa
Length Bias: 4

If src0 is unsigned, the fbh instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.

If src0 is signed and positive, the fbh instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.

If src0 is signed and negative, the fbh instruction counts component-wise the leading ones from src0 and stores the resulting counts in dst.

Format:
[(pred)] fbh (exec_size) dst src0

Programming Notes

If src0 is zero, store 0xFFFFFFFF in dst.

If src0 is signed and is -1 (0xFFFFFFFF), store 0xFFFFFFFF in dst.

Restriction

Restriction : No accumulator access, implicit or explicit.

Syntax

[(pred)] fbh (exec_size) reg reg [(pred)] fbh (exec_size) reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD cnt = 0; if ( src0 is unsigned ) { UD udScalar = src0.chan[n]; while ( (udScalar & (1 << 31)) == 0 && cnt != 32 ) { cnt++; udScalar = udScalar << 1; } if ( src0.chan[n] == 0x00000000 ) { dst.chan[n] = 0xFFFFFFFF; } else { dst.chan[n] = cnt; } } else { // src0 is signed. D dScalar = src0.chan[n]; bit cval = dScalar[31]; while ((dScalar & (1 << 31)) == cval && cnt != 32 ) { cnt++; dScalar = dScalar << 1; } if ( (src0.chan[n] == 0xFFFFFFFF) || (src0.chan[n] == 0x00000000) ) { dst.chan[n] = 0xFFFFFFFF; } else { dst.chan[n] = cnt; } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
-----------	-----------



fbh - Find First Bit from MSB Side

D,UD	UD	
DWord	Bit	Description
0..3	127:64	RegSource Exists If: ([Operand Controls][Src0.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource Exists If: ([Operand Controls][Src0.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Single Precision Float to Half Precision Float

f32to16 - Single Precision Float to Half Precision Float

Project: HSW
Source: EuIIsa
Length Bias: 4

The f32to16 instruction converts the single precision float in src0 to half precision float and storing in the lower word of each channel in dst.

Because this instruction does not have a 16-bit floating-point type, the destination data type must be Word (W).

Format:
[(pred)] f32to16[.cmod] (exec_size) dst src0

Restriction

Restriction : The destination must be DWord-aligned and specify a horizontal stride (HorzStride) of 2. The 16-bit result is stored in the lower word of each destination channel and the upper word is not modified.

Restriction : The FP Mode (Single Precision Floating Point Mode in cr0) must be IEEE mode.

Restriction : No accumulator access, implicit or explicit.

Syntax

```
[(pred)] f32to16[.cmod] (exec_size) reg reg [(pred)] f32to16[.cmod] (exec_size)  
reg imm32
```

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) {  
dst.chan[n] = convert single precision float to half precision  
float(src0.chan[n]); } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	W

DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([Operand Controls][Src0.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource



f32to16 - Single Precision Float to Half Precision Float

		Exists If: ([Operand Controls][Src0.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header Format: EU_INSTRUCTION_HEADER	



Else

else - Else			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
<p>The else instruction is an optional statement within an if/else/endif block of code. It restricts execution within the else/endif portion to the opposite set of channels enabled under the if/else portion. Channels which were inactive before entering the if/endif block remain inactive throughout the entire block.</p> <p>All enabled channels upon arriving at the else instruction are redirected to the matching endif. If all channels are redirected (by else or before else), a relative jump is performed to the location specified by JIP. The jump target should be the the matching endif instruction for that conditional block.</p> <p>The following table describes the 16-bit JIP. In GEN binary, JIP is at location src1 and must be of type W (signed word integer). JIP must be an immediate operand, it is a signed 16-bit number and is intended to be forward referencing. This value is added to IP pre-increment.</p>			
Format:	else (exec_size) JIP		
Restriction			
Restriction : Predication is not allowed.			
Restriction : The execution size must be the same for the if, else, and endif instructions of the same code block.			
Syntax			
else (exec_size) imm16			
Pseudocode			
Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn.channel[n]) { Pcip[n] = IP + JIP; } } if (Pcip != (IP + 1)) { // for all channels Jump(IP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N
DWord	Bit	Description	
0..3	127:112	JIP Project: HSW Format: S15 The jump distance in number of eight-byte units if a jump is taken for the channel.	



else - Else

111:96	JIP	
	Project:	HSW
	Format:	S15
	The jump distance in number of eight-byte units if a jump is taken for the instruction.	
95:64	Reserved	
	Project:	HSW
	Format:	MBZ
63:32	Operand Control	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format:	EU_INSTRUCTION_HEADER



Dot Product 3

dp3 - Dot Product 3

Project: HSW
Source: EuIsa
Length Bias: 4

The dp3 instruction performs a three-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every fourth element of src0 (post-source-swizzle if present) is not involved in the computation.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

The dp4 instruction includes all four elements of each vector in the dot product. The dp2 instruction includes the first two elements of each vector in the dot product.

Format:
[(pred)] dp3[.cmod] (exec_size) dst src0 src1

Restriction

Restriction : Execution size cannot be less than 4.

Restriction : Horizontal strides must be 1.

Restriction : Source operands cannot be accumulators.

Syntax

[(pred)] dp3[.cmod] (exec_size) reg reg reg [(pred)] dp3[.cmod] (exec_size) reg
reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] *  
src1.chan[n] + src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2];  
if ( WrEn.chan[n] ) dst.chan[n] = fTmp; if ( WrEn.chan[n+1] ) dst.chan[n+1] =  
fTmp; if ( WrEn.chan[n+2] ) dst.chan[n+2] = fTmp; if ( WrEn.chan[n+3] )  
dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	RegSource



dp3 - Dot Product 3

		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
127:64	ImmSource	Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls	Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format: EU_INSTRUCTION_HEADER



Dot Product 2

dp2 - Dot Product 2

Project: HSW
Source: EuIsa
Length Bias: 4

The dp2 instruction performs a two-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every third and fourth element of src0 (post-source-swizzle if present) are not involved in the computation.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

The dp4 instruction includes all four elements of each vector in the dot product. The dp3 instruction includes the first three elements of each vector in the dot product.

Format:
[(pred)] dp2[.cmod] (exec_size) dst src0 src1

Restriction

Restriction : Execution size cannot be less than 4.

Restriction : Horizontal strides must be 1.

Restriction : Source operands cannot be accumulators.

Syntax

[(pred)] dp2[.cmod] (exec_size) reg reg reg [(pred)] dp2[.cmod] (exec_size) reg
reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] *  
src1.chan[n] + src0.chan[n+1] * src1.chan[n+1]; if ( WrEn.chan[n] ) dst.chan[n] =  
fTmp; if ( WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] )  
dst.chan[n+2] = fTmp; if ( WrEn.chan[n+3] ) dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	RegSource



dp2 - Dot Product 2

		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
127:64	ImmSource	Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls	Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format: EU_INSTRUCTION_HEADER



Dot Product Homogeneous

dph - Dot Product Homogeneous

Project: HSW
Source: EuIsa
Length Bias: 4

The dph instruction performs a four-wide homogeneous dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst. This instruction is similar to dp4 except that every fourth element of src0 (post-source-swizzle if present) is forced to 1.0f.

Use the dp4 instruction to do a four-wide dot product that includes all elements of src0 and src1.

Format:
[(pred)] dph[.cmod] (exec_size) dst src0 src1

Restriction

Restriction : Execution size cannot be less than 4.

Restriction : Horizontal strides must be 1.

Restriction : Source operands cannot be accumulators.

Syntax

```
[(pred)] dph[.cmod] (exec_size) reg reg reg [(pred)] dph[.cmod] (exec_size) reg  
reg imm32
```

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] *  
src1.chan[n] + src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2]  
+ src1.chan[n+3]; // Use 1.0f in place of src0.chan[n+3]. if ( WrEn.chan[n] )  
dst.chan[n] = fTmp; if ( WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if (  
WrEn.chan[n+2] ) dst.chan[n+2] = fTmp; if ( WrEn.chan[n+3] ) dst.chan[n+3] =  
fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	RegSource Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG



dph - Dot Product Homogeneous

	127:64	ImmSource
		Exists If: ([ImmSource][Src1.RegFile]=='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Dot Product 4

dp4 - Dot Product 4

Project: HSW
Source: EuIsa
Length Bias: 4

The dp4 instruction performs a four-wide dot product on four-tuple vector basis and storing the same scalar result per four tuple to all four channels in dst.

The dot product of two vectors of equal length is the sum of the products of each pair of corresponding elements.

Format:
[(pred)] dp4[.cmod] (exec_size) dst src0 src1

Restriction

Restriction : Execution size cannot be less than 4.

Restriction : Horizontal strides must be 1.

Restriction : Source operands cannot be accumulators.

Syntax

```
[(pred)] dp4[.cmod] (exec_size) reg reg reg [(pred)] dp4[.cmod] (exec_size) reg  
reg imm32
```

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 4 ) { fTmp = src0.chan[n] *  
src1.chan[n] + src0.chan[n+1] * src1.chan[n+1] + src0.chan[n+2] * src1.chan[n+2]  
+ src0.chan[n+3] * src1.chan[n+3]; if ( WrEn.chan[n] ) dst.chan[n] = fTmp; if (  
WrEn.chan[n+1] ) dst.chan[n+1] = fTmp; if ( WrEn.chan[n+2] ) dst.chan[n+2] =  
fTmp; if ( WrEn.chan[n+3] ) dst.chan[n+3] = fTmp; }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource



dp4 - Dot Product 4

		Exists If: ([ImmSource][Src1.RegFile]=='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls		
	Format:		EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header		
	Format:		EU_INSTRUCTION_HEADER



Line

line - Line						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The line instruction computes a component-wise line equation ($v = p * u + q$ where u, v are vectors and p, q are scalars) of src0 and src1 and stores the results in dst. src1 is the input vector u . src0 provides input scalars p and q , where p is the scalar value based on the region description of src0 and q is the scalar value implied from src0 region. Specifically, q is the fourth component of the 4-tuple (128-bit aligned) that p belongs to.						
Format:	[(pred)] line[.cmod] (exec_size) dst src0 src1					
Restriction						
Restriction : This is a specialized instruction that only supports an execution size (ExecSize) of 8 or 16.						
Restriction : The src0 region must be a replicated scalar (with HorzStride == VertStride == 0).						
Restriction : src0 must specify .0 or .4 as the subregister number, corresponding to a subregister byte offset of 0 or 16.						
Restriction : Source operands cannot be accumulators.						
Syntax						
[(pred)] line[.cmod] (exec_size) reg reg reg [(pred)] line[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { dwP = src0.RegNum.SubRegNum[bits4:2]; // A DWord-aligned scalar. dwQ = src0.RegNum.(SubRegNum[bit4] 0x8); // Fourth component. if (WrEn.chan[n]) { dst.chan[n] = dwP * src1.chan[n] + dwQ; } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	Y	Y			
Src Types	Dst Types					
F	F					
DWord	Bit	Description				
0..3	127:64	RegSource Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG				



line - Line

	127:64	ImmSource
		Exists If: ([ImmSource][Src1.RegFile]=='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Jump Indexed

jmpi - Jump Indexed	
Project:	HSW
Source:	EuIIsa
Length Bias:	4
Description	Project
The jmpi instruction redirects program execution to an index offset relative to the post-incremented instruction pointer. The index is a signed integer value, with positive or zero integers for forward jumps, and negative integers for backward jumps. Note: Unlike other flow control instructions, the offset used by jmpi is relative to the incremented instruction pointer rather than the IP value for the instruction itself. In GEN binary, index is at location src1. The ip register must be put (for example, by the assembler) at the dst and src0 locations. Predication is allowed to provide conditional jump with a scalar condition. As the execution size is 1, the first channel of PMASK (flags post prediction control and negate) is used to determine whether the jump is taken or not. If the condition is false, the jump is not taken and execution continues with the next instruction.	DevHSW+
Format: [(pred)] jmpi (1) index {NoMask}	
Programming Notes	Project
An index of 0 does nothing, continuing execution with the next instruction.	
An index of -16 (if the jmpi instruction is in native format) or -8 (if the jmpi instruction is in compact format) is an infinite loop on the jmpi instruction.	DevHSW+
Restriction	
Restriction : The execution size must be 1.	
Restriction : The {NoMask} instruction option must be specified.	
Restriction : The index data type must be D (Signed DWord Integer).	
Syntax	
[(pred)] jmpi (1) reg32 {NoMask} [(pred)] jmpi (1) imm32 {NoMask}	
Pseudocode	



jmpi - Jump Indexed

```
Evaluate(WrEn); if ( WrEn != 0 ) { Jump(IP + 1 + index ); // IP + 1 is a
pseudocode idiom for the IP of the following instruction. }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types
D

DWord	Bit	Description				
0..3	127:112	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
111:96	JIP <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>S15</td> </tr> </table> <p>Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.</p>	Project:	HSW	Format:	S15	
Project:	HSW					
Format:	S15					
95:91	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ	
Project:	HSW					
Format:	MBZ					
90	Flag Register Number <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>Added a second flag register</p>	Project:	HSW			
Project:	HSW					
89	Flag Subregister Number <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits.</p> <p>The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>	Project:	HSW			
Project:	HSW					
88:64	Source 0 <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
88:64	Source 0 <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1					



jmpi - Jump Indexed

	63:32	Operand Control
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Leading Zero Detection

lzd - Leading Zero Detection						
Project:	HSW					
Source:	EuIIsa					
Length Bias:	4					
The lzd instruction counts component-wise the leading zeros from src0 and stores the resulting counts in dst.						
If src0 is zero, store 32 in dst.						
Format:	[(pred)] lzd[.cmod] (exec_size) dst src0					
Restriction						
Restriction : Accumulator cannot be destination, implicit or explicit.						
Syntax						
[(pred)] lzd[.cmod] (exec_size) reg reg [(pred)] lzd[.cmod] (exec_size) reg reg						
Pseudocode						
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { UD udScalar = src0.chan[n]; UD cnt = 0; while ((udScalar & (1 << 31)) == 0 && cnt != 32) { cnt++; udScalar = udScalar << 1; } dst.chan[n] = cnt; } }</pre>						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	Y	Y			
Src Types	Dst Types					
D,UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG			
		ImmSource				
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')			
		Format:	EU_INSTRUCTION_SOURCES_IMM32			
	63:32	Operand Controls				
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
	31:0	Header				



Izd - Leading Zero Detection

		Format:	EU_INSTRUCTION_HEADER
--	--	---------	-----------------------



Linear Interpolation

Irp - Linear Interpolation			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
The Irp instruction takes component-wise multiplication of src0 and src1, and adds the result to the component-wise multiplication of src2 and (1 - src0), and then stores the final results in dst.			
Format:	[(pred)] Irp[.cmod] (exec_size) dst src0 src1 src2		
Restriction			Project
Restriction : The vertical stride (VertStride) is overloaded to 4 in HW for 3-source instructions.			
Restriction : The overflow conditional modifier (.o) is not allowed.			
Restriction : No explicit accumulator access because this is a three-source instruction. AccWrEn is allowed for implicitly updating the accumulator.			
Restriction : All three-source instructions have certain restrictions, described in Instruction Machine Formats.			HSW
Syntax			
[(pred)] Irp[.cmod] (exec_size) reg reg reg			
Pseudocode			
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src1.chan[n] * src0.chan[n] + src2.chan[n] * (1.0 - src0.chan[n]); } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y
Src Types	Dst Types		
F	F		
DWord	Bit	Description	
0..3	127:126	Reserved	
		Format:	MBZ
	125:106	Source 2	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	Reserved	



Irp - Linear Interpolation

	Format:	MBZ
104:85	Source 1	
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
84	Reserved	
	Format:	MBZ
83:64	Source 0	
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
63:56	Destination Register Number	
	Format:	DstRegNum
55:53	Destination Subregister Number	
	Format:	DstSubRegNum[2:0]
52:49	Destination Channel Enable	
	Format:	ChanEn[4]
	Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are x, y, z, and w, respectively, where x corresponds to Channel 0 in the group and w corresponds to channel 3 in the group	
48	Reserved	
	Project:	HSW
	Format:	MBZ
47	NibCtrl	
	Project:	HSW
	Format:	NibCtrl
46	Reserved	
	Project:	HSW
	Format:	MBZ
45:44	Destination Data Type	
	Project:	HSW
	This field contains the data type for the destination	
	Value	Name
	00b	Single Precision Float
	01b	DWord
	10b	Unsigned DWord
	11b	Double Precision Float



lrb - Linear Interpolation

	Source Data Type Project: HSW This field contains the data type for all three sources										
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Single Precision Float</td></tr><tr><td>01b</td><td>DWord</td></tr><tr><td>10b</td><td>Unsigned DWord</td></tr><tr><td>11b</td><td>Double Precision Float</td></tr></tbody></table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
41:40	Source 2 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
39:38	Source 1 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
41:36	Reserved Exists If: ([Property[Source Modification]=='false') Format: MBZ										
37:36	Source 0 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
35	Reserved Format: MBZ										
34	Flag Register Number Project: HSW This field contains the flag register number for instructions with a non-zero Conditional Modifier.										
33	Flag Subregister Number This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.										
32	Reserved Project: HSW Format: MBZ										
31:0	Header Format: EU_INSTRUCTION_HEADER										



Illegal

illegal - Illegal			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
<p>The Illegal Opcode Exception Enable flag in cr0.1 is normally set so the normal processing of an illegal opcode is to transfer control to the System Routine.</p> <p>Instruction dispatch treats any unused 8-bit opcode (including bit 7 of the instruction, reserved for future opcode expansion) as if it is the illegal opcode.</p> <p>The illegal opcode is zero because that byte value is more likely than most to be read via a wayward instruction pointer.</p> <p>The illegal instruction is an instruction only in the same way that a NULL pointer in software is a pointer. Both are special values indicating invalid instances.</p>			
Format:	illegal		
Restriction			
Restriction : The illegal instruction takes no instruction options.			
Syntax			
illegal			
Pseudocode			
{ Set the Illegal Opcode Exception Status bit in cr0.1. if (Illegal Opcode Exception Enable is set in cr0.1) { Transfer control to the System Routine (return address to AIP, IP = SIP). } }			
Predication	Conditional Modifier	Saturation	Source Modifier
N	N	N	N
DWord	Bit	Description	
0..3	127:7	Reserved	
		Format:	MBZ
	6:0	Opcode	
		Format:	EU_OPCODE



Fraction

frc - Fraction			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
The frc instruction computes, component-wise, the truncate-to-minus-infinity fractional values of src0 and stores the results in dst. The results, in the range of [0.0, 1.0], are the fractional portion of the source data. The result is in the range [0.0, 1.0] irrespective of the rounding mode.			
Floating-point fraction computation follows the rules in the following tables, based on the current floating-point mode.			
Format: [(pred)] frc[.cmod] (exec_size) dst src0			
Note: Note: When the Rounding Mode in cr0.0 is not Round Down, the result from frc must be followed by compare and select instructions to avoid a result of 1.0. Those latter instructions must use the :ud type. For example: cmp.ne.f0.0 null r4:ud 0x3f800000:ud (f0.0)sel r5:f r4:ud 0x3f7fffff:ud			
Syntax [(pred)] frc[.cmod] (exec_size) reg reg [(pred)] frc[.cmod] (exec_size) reg imm32			
Pseudocode Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] - floor(src0.chan[n]); } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y
Src Types	Dst Types		
F	F		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')
	127:64	EU_INSTRUCTION_SOURCES_REG	
		ImmSource	



frc - Fraction

		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')
		Format:	EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header	
		Format:	EU_INSTRUCTION_HEADER



Find First Bit from LSB Side

fbl - Find First Bit from LSB Side						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The fbl instruction counts component-wise the number of LSB 0 bits before the first 1 bit in src0, storing that number in dst.						
Format:	[(pred)] fbl (exec_size) dst src0					
Programming Notes						
If src0 contains no 1 bits, store 0xFFFFFFFF in dst.						
Restriction						
Restriction : No accumulator access, implicit or explicit.						
Syntax						
[(pred)] fbl (exec_size) reg reg [(pred)] fbl (exec_size) reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { UD cnt = 0; UD udScalar = src0.chan[n]; while ((udScalar & 1) == 0 && cnt != 32) { cnt++; udScalar = udScalar >> 1; } if (src0.chan[n] == 0x00000000) { dst.chan[n] = 0xFFFFFFFF; } else { dst.chan[n] = cnt; } } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	N	N			
Src Types	Dst Types					
UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG			
	63:32	ImmSource				
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')			
		Format:	EU_INSTRUCTION_SOURCES_IMM32			
		Operand Controls				



fbl - Find First Bit from LSB Side

		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header	
		Format:	EU_INSTRUCTION_HEADER



If

if - If				
Project:	HSW			
Source:	EuIsa			
Length Bias:	4			
Description	Project			
An if instruction starts an if/endif or an if/else/endif block of code. It restricts execution within the conditional block to only those channels that were enabled via the predicate control. Each if instruction must have a matching endif instruction and may have up to one matching else instruction before the matching endif. If all channels are inactive (for the if/endif or if/else/endif block), a jump is performed to the instruction referenced by JIP. This jump must be to right after the matching else instruction when present, or otherwise to the matching endif instruction of the conditional block. If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.				
The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).	HSW			
Format: [(pred)] if (exec_size) JIP UIP	HSW			
Restriction				
Restriction : The execution size must be the same for the if, else, and endif instructions of the same code block.				
Syntax	Project			
[(pred)] if (exec_size) imm16 imm16	HSW			
Pseudocode				
Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn.channel[n] == 0) { PcIP[n] = IP + JIP; } else { PcIP[n] = IP + 1; } } if (PcIP != (IP + 1)) { // for all channels Jump(IP + JIP); }				
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	Y	N	N	
DWord	Bit	Description		
0..3	127:112	UIP		



if - If

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>S15</td></tr></table>	Project:	HSW	Format:	S15
Project:	HSW					
Format:	S15					
The jump distance in number of eight-byte units if a jump is taken for the channel.						
111:96	JIP	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>S15</td></tr></table>	Project:	HSW	Format:	S15
Project:	HSW					
Format:	S15					
The jump distance in number of eight-byte units if a jump is taken for the instruction.						
95:64	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
63:32	Operand Control	<table border="1"><tr><td>Format:</td><td>EU_INSTRUCTION_OPERAND_CONTROLS</td></tr></table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
31:0	Header	<table border="1"><tr><td>Format:</td><td>EU_INSTRUCTION_HEADER</td></tr></table>	Format:	EU_INSTRUCTION_HEADER		
Format:	EU_INSTRUCTION_HEADER					



Halt

halt - Halt				
Project:	HSW			
Source:	EuIsa			
Length Bias:	4			
Description	Project			
The halt instruction temporarily suspends execution for all enabled compute channels. Upon execution, the enabled channels are sent to the instruction at (IP + UIP), if all channels are enabled at HALT, jump to the instruction at (IP + JIP). If the halt instruction is not inside any conditional code block, the values of JIP and UIP should be the same. If the halt instruction is inside a conditional code block, the UIP should be the end of the program and the JIP should be the end of the inner most conditional code block. The UIP must point to a HALT Instruction. If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.				
The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).	HSW			
Format: [(pred)] halt (exec_size) JIP UIP				
Restriction				
Restriction : dst and src0 must be NULL.				
Syntax	Project			
[(pred)] halt (exec_size) imm16 imm16	HSW			
Pseudocode				
Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn.channel[n]) { Pcip[n] = IP + UIP; else { Pcip[n] = IP + 1; } } if (Pcip != (IP + 1)) { // for all channels Jump(IP + JIP); }				
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	N	N	N	
DWord	Bit	Description		
0..3	127:112	UIP		



halt - Halt

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>S15</td></tr></table>	Project:	HSW	Format:	S15
Project:	HSW					
Format:	S15					
The jump distance in number of eight-byte units if a jump is taken for the channel.						
111:96	JIP	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>S15</td></tr></table>	Project:	HSW	Format:	S15
Project:	HSW					
Format:	S15					
The jump distance in number of eight-byte units if a jump is taken for the instruction.						
95:64	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
63:32	Operand Control	<table border="1"><tr><td>Format:</td><td>EU_INSTRUCTION_OPERAND_CONTROLS</td></tr></table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
31:0	Header	<table border="1"><tr><td>Format:</td><td>EU_INSTRUCTION_HEADER</td></tr></table>	Format:	EU_INSTRUCTION_HEADER		
Format:	EU_INSTRUCTION_HEADER					



Double Precision Floating Point Immediate Data Move

dim - Double Precision Floating Point Immediate Data Move

Project: HSW
Source: EuIsa
Length Bias: 4

The dim instruction moves the 64-bit immediate value into enabled channels of dst.

Format:
[(pred)] dim[.cmod] (exec_size) dst src0

Restriction

Restriction : src0 must be immediate. src0 must specify the :f (F, Float) type encoding but is an immediate 64-bit DF (Double Float) value. dst must have type DF.

Syntax

[(pred)] dim[.cmod] (exec_size) reg imm64

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) {  
dst.chan[n] = imm64; // src0 is imm64 immediate DF value but must use :f (F,  
Float) type encoding. } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	N

Src Types	Dst Types
F	DF

DWord	Bit	Description
0..3	127:64	Source
	63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Bit Field Insert 1

bfi1 - Bit Field Insert 1

Project: HSW
Source: EuIsa
Length Bias: 4

The bfi1 instruction is the first instruction in a two-instruction macro for bfi (Bit Field Insert).

The bfi1 instruction component-wise generates mask with control from src0 and src1 and stores the results in dst. The mask is used in the bfi2 instruction to generate the final result of bfi.

Create a bit mask corresponding to the bit field width and offset in src0 and src1. Store the bit mask in dst. The mask has all bits in the bit field set to 1 and all other bits as 0.

The width and offset values are from the low five bits of src0 and src1 respectively, or src0 & 0x1f and src1 & 0x1f.

If width is zero, the result is zero.

The bfi macro has four source operands: src0 - bit field width in low five bits, src1 - bit field offset/starting bit position in low five bits, src2 - bit field value to insert, using only the number of least significant bits given by width in src0, and src3 - overall value into which the bit field is inserted, providing all bits other than the inserted bits for the result value.

bfi dst src0 src1 src2 src3

// Translates to these two instructions:

bfi1 dst src0 src1
bfi2 dst dst src2 src3

Format:

[(pred)] bfi1 (exec_size) dst src0 src1

Programming Notes	Project
No accumulator access, implicit or explicit.	
A SIMD16 instruction is not allowed.	HSW

Syntax

[(pred)] bfi1 (exec_size) reg reg reg [(pred)] bfi1 (exec_size) reg reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD
```



bfi1 - Bit Field Insert 1

```
width = src0.chan[n][4:0]; UD offset = src1.chan[n][4:0]; dst = ((1 << width) -  
1) << offset; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
UD	UD
D	D

DWord	Bit	Description
0..3	127:64	RegSource Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Bit Field Extract

bfe - Bit Field Extract

Project: HSW
Source: EuIsa
Length Bias: 4

Component-wise extract a bit field from src2 using the bit field width from src0 and the bit field offset from src1. Store the extracted bit field value in the low bits of dst and sign extend (if D type) or zero extend (if UD type).

The width and offset values are from the low five bits of src0 and src1 respectively, or src0 & 0x1f and src1 & 0x1f.

If width is zero, the result is zero.

If offset + width > 32 then the extracted bit field is bits offset to 31 of src2, extracting only 32 - offset bits, less than width as the bit field cannot extend past the MSB of the source value. Otherwise extract width bits extending from bit positions offset to offset + width - 1.

Format:

[(pred)] bfe (exec_size) dst src0 src1 src2

Restriction

Project

Restriction : No accumulator access, implicit or explicit.

Restriction : All three-source instructions have certain restrictions, described in Instruction Machine Formats.

Syntax

[(pred)] bfe (exec_size) reg reg reg reg

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD
width = src0.chan[n][4:0]; UD offset = src1.chan[n][4:0]; if ( width == 0 ) {
dst.chan[n] = 0x00000000; } else if ( (width + offset) < 32 ) { dst.chan[n] =
src2.chan[n] << (32 - width - offset); if (src2 is signed) { dst.chan[n] =
dst.chan[n] >> (32 - width); // pad sign bit of dst.chan } else { dst.chan[n] =
dst.chan[n] >> (32 - width); // pad 0 } } else { if ( src2 is signed ) {
dst.chan[n] = src2.chan[n] >> offset; // pad sign bit } else { dst.chan[n] =
src2.chan[n] >> offset; // pad 0 } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N

Src Types	Dst Types
UD	UD
D	D



DWord	Bit	Description	
0..3	127:126	Reserved	Format: MBZ
	125:106	Source 2	Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	Reserved	Format: MBZ
	104:85	Source 1	Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	84	Reserved	Format: MBZ
	83:64	Source 0	Format: EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	63:56	Destination Register Number	Format: DstRegNum
	55:53	Destination Subregister Number	Format: DstSubRegNum[2:0]
	52:49	Destination Channel Enable	Format: ChanEn[4] Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are x, y, z, and w, respectively, where x corresponds to Channel 0 in the group and w corresponds to channel 3 in the group
	48	Reserved	Project: HSW Format: MBZ
	47	NibCtrl	Project: HSW Format: NibCtrl
	46	Reserved	Project: HSW Format: MBZ
	45:44	Destination Data Type	Project: HSW This field contains the data type for the destination



bfe - Bit Field Extract

		Value	Name
		00b	Single Precision Float
		01b	DWord
		10b	Unsigned DWord
		11b	Double Precision Float
43:42	Source Data Type	Project:	HSW
	This field contains the data type for all three sources		
		Value	Name
		00b	Single Precision Float
		01b	DWord
		10b	Unsigned DWord
		11b	Double Precision Float
41:40	Source 2 Modifier	Exists If:	([Property[Source Modification]=='true')
		Format:	SrcMod
39:38	Source 1 Modifier	Exists If:	([Property[Source Modification]=='true')
		Format:	SrcMod
41:36	Reserved	Exists If:	([Property[Source Modification]=='false')
		Format:	MBZ
37:36	Source 0 Modifier	Exists If:	([Property[Source Modification]=='true')
		Format:	SrcMod
35	Reserved	Format:	MBZ
34	Flag Register Number	Project:	HSW
	This field contains the flag register number for instructions with a non-zero Conditional Modifier.		
33	Flag Subregister Number		
	This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.		
32	Reserved		



bfe - Bit Field Extract

		Project:	HSW
		Format:	MBZ
31:0	Header	Format:	EU_INSTRUCTION_HEADER



Bit Field Reverse

bfrev - Bit Field Reverse						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The bfrev instruction component-wise reverses all the bits in src0 and stores the results in dst.						
Format:	[(pred)] bfrev (exec_size) dst src0					
Restriction						
Restriction : No accumulator access, implicit or explicit.						
Syntax						
[(pred)] bfrev (exec_size) reg reg [(pred)] bfrev (exec_size) reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { for (idx = 0; idx < 32; idx++) { dst.chan[n][idx] = src0.chan[n][31-idx]; } } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	N	N			
Src Types	Dst Types					
UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG			
		ImmSource				
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')			
		Format:	EU_INSTRUCTION_SOURCES_IMM32			
	63:32	Operand Controls				
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
	31:0	Header				
		Format:	EU_INSTRUCTION_HEADER			



Bit Field Insert 2

bfi2 - Bit Field Insert 2

Project: HSW
Source: EuIsa
Length Bias: 4

The bfi2 instruction is the second instruction in a two-instruction macro for bfi (Bit Field Insert).

The bfi2 instruction component-wise performs the bitfield insert operation on src1 and src2 based on the mask in src0.

Use the mask in src0 to take a bit field value from the low bits of src1 and combine it with the value from src2 (so src2 provides all bits other than those masked out and replaced by the bit field value). Store the result in dst.

The bfi macro has four source operands: src0 - bit field width in low five bits, src1 - bit field offset/starting bit position in low five bits, src2 - bit field value to insert, using only the number of least significant bits given by width in src0, and src3 - overall value into which the bit field is inserted, providing all bits other than the inserted bits for the result value.

bfi dst src0 src1 src2 src3

// Translates to these two instructions:

bfi1 dst src0 src1
bfi2 dst dst src2 src3

Format:

[(pred)] bfi2 (exec_size) dst src0 src1 src2

Restriction

Project

Restriction : No accumulator access, implicit or explicit.

Restriction : All three-source instructions have certain restrictions, described in Instruction Machine Formats. HSW

Syntax

[(pred)] bfi2 (exec_size) reg reg reg reg

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { UD  
offset = LZD(reverse(src0.chan[n]))-1; // offset is the number of LSB zero bits  
below the bit mask which has all 1s. // width (implied by the logic) is the  
number of 1 bits in the mask value, which should be all 1s. dst.chan[n] =
```



bfi2 - Bit Field Insert 2

```
((src1.chan[n] << offset) & src0.chan[n]) | (src2.chan[n] & ! src0.chan[n]); }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types	Dst Types		
UD	UD		
D	D		
DWord	Bit	Description	
0..3	127:126	Reserved	
		Format:	MBZ
	125:106	Source 2	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	105	Reserved	
		Format:	MBZ
	104:85	Source 1	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	84	Reserved	
		Format:	MBZ
55:53	83:64	Source 0	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
	63:56	Destination Register Number	
		Format:	DstRegNum
	55:53	Destination Subregister Number	
52:49		Format:	DstSubRegNum[2:0]
	52:49	Destination Channel Enable	
		Format:	ChanEn[4]
		Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are x, y, z, and w, respectively, where x corresponds to Channel 0 in the group and w corresponds to channel 3 in the group	
48	Reserved		
		Project:	HSW
47	NibCtrl		MBZ



bfi2 - Bit Field Insert 2

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>NibCtrl</td></tr></table>	Project:	HSW	Format:	NibCtrl								
Project:	HSW													
Format:	NibCtrl													
46	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
45:44	Destination Data Type	<table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This field contains the data type for the destination</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Single Precision Float</td></tr><tr><td>01b</td><td>DWord</td></tr><tr><td>10b</td><td>Unsigned DWord</td></tr><tr><td>11b</td><td>Double Precision Float</td></tr></tbody></table>	Project:	HSW	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Project:	HSW													
Value	Name													
00b	Single Precision Float													
01b	DWord													
10b	Unsigned DWord													
11b	Double Precision Float													
43:42	Source Data Type	<table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This field contains the data type for all three sources</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Single Precision Float</td></tr><tr><td>01b</td><td>DWord</td></tr><tr><td>10b</td><td>Unsigned DWord</td></tr><tr><td>11b</td><td>Double Precision Float</td></tr></tbody></table>	Project:	HSW	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Project:	HSW													
Value	Name													
00b	Single Precision Float													
01b	DWord													
10b	Unsigned DWord													
11b	Double Precision Float													
41:40	Source 2 Modifier	<table border="1"><tr><td>Exists If:</td><td>([Property[Source Modification]=='true')</td></tr><tr><td>Format:</td><td>SrcMod</td></tr></table>	Exists If:	([Property[Source Modification]=='true')	Format:	SrcMod								
Exists If:	([Property[Source Modification]=='true')													
Format:	SrcMod													
39:38	Source 1 Modifier	<table border="1"><tr><td>Exists If:</td><td>([Property[Source Modification]=='true')</td></tr><tr><td>Format:</td><td>SrcMod</td></tr></table>	Exists If:	([Property[Source Modification]=='true')	Format:	SrcMod								
Exists If:	([Property[Source Modification]=='true')													
Format:	SrcMod													
41:36	Reserved	<table border="1"><tr><td>Exists If:</td><td>([Property[Source Modification]=='false')</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Exists If:	([Property[Source Modification]=='false')	Format:	MBZ								
Exists If:	([Property[Source Modification]=='false')													
Format:	MBZ													
37:36	Source 0 Modifier	<table border="1"><tr><td>Exists If:</td><td>([Property[Source Modification]=='true')</td></tr><tr><td>Format:</td><td>SrcMod</td></tr></table>	Exists If:	([Property[Source Modification]=='true')	Format:	SrcMod								
Exists If:	([Property[Source Modification]=='true')													
Format:	SrcMod													
35	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ										
Format:	MBZ													



bfi2 - Bit Field Insert 2

	34	Flag Register Number
		Project: HSW
This field contains the flag register number for instructions with a non-zero Conditional Modifier.		
	33	Flag Subregister Number
		This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.
	32	Reserved
		Project: HSW
		Format: MBZ
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Average

avg - Average			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
The avg instruction performs component-wise integer average of src0 and src1 and stores the results in dst. An integer average uses integer upward rounding. It is equivalent to increment one to the addition of src0 and src1 and then apply an arithmetic right shift to this intermediate value.			
Format: The avg instruction performs component-wise integer average of src0 and src1 and stores the results in dst. An integer average uses integer upward rounding. It is equivalent to increment one to the addition of src0 and src1 and then apply an arithmetic right shift to this intermediate value.			
Syntax			
<code>[(pred)] avg[.cmod] (exec_size) reg reg reg [(pred)] avg[.cmod] (exec_size) reg reg imm32</code>			
Pseudocode			
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = (src0.chan[n] + src1.chan[n] + 1) >> 1; // Use arithmetic shift right. } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([RegSource][Src1.RegFile]!='IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource	
		Exists If:	([ImmSource][Src1.RegFile]=='IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header	
		Format:	EU_INSTRUCTION_HEADER



Add with Carry

addc - Addition with Carry						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
<p>The addc instruction performs component-wise addition of src0 and src1 and stores the results in dst; it also stores the carry into acc.</p> <p>If the operation produces a carry out, 0x00000001 is stored in acc, else 0x00000000 is stored in acc.</p>						
Format:	[(pred)] addc[.cmod] (exec_size) dst src0 src1					
Restriction						
Restriction : AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.						
Syntax						
[(pred)] addc[.cmod] (exec_size) reg reg reg [(pred)] addc[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] + src1.chan[n]; acc.chan[n] = carry(src0.chan[n] + src1.chan[n]); } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	N	N			
Src Types	Dst Types					
UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([RegSource][Src1.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG_REG			
	ImmSource					
	Exists If:	([ImmSource][Src1.RegFile]=='IMM')				
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM				
	63:32	Operand Controls				
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS				



addc - Addition with Carry

	31:0	Header	Format:	EU_INSTRUCTION_HEADER
--	------	---------------	---------	------------------------------



Addition

add - Addition						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The add instruction performs component-wise addition of src0 and src1 and stores the results in dst. Addition of two floating-point numbers follows rules in add (IEEE mode) or add (ALT mode).						
Format:	[(pred)] add[.cmod] (exec_size) dst src0 src1					
Programming Notes						
Use a source modifier with add to implement subtraction.						
Syntax						
[(pred)] add[.cmod] (exec_size) reg reg reg [(pred)] add[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] + src1.chan[n]; } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	Y	Y			
Src Types	Dst Types	Project				
*B,*W,*D	*B,*W,*D					
*B,*W,*D	F					
F	F					
DF	DF	HSW				
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If: ([RegSource][Src1.RegFile]!='IMM')				
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG_REG			
		ImmSource				
		Exists If: ([ImmSource][Src1.RegFile]=='IMM')				
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM			



add - Addition		
63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS	
31:0	Header Format: EU_INSTRUCTION_HEADER	



Arithmetic Shift Right

asr - Arithmetic Shift Right

Project: HSW
Source: EuIsa
Length Bias: 4

Perform component-wise arithmetic right shift of the bits in src0 by the shift count indicated in src1, storing the results in dst. If src0 has a signed type, insert copies of src0's sign bit in the number of MSBs indicated by the shift count. Otherwise insert 0 bits.

[DevHSW]: The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.

For positive values, this operation is src0 / 2shiftCount and for negative values, this operation is src0 / 2shiftCount - 1.

Format:

[(pred)] asr[.cmod] (exec_size) dst src0 src1

Programming Notes

If src0 is -1, the result is -1 regardless of the shift count.

For unsigned src0 types, asr and shr produce the same result.

Syntax

[(pred)] asr[.cmod] (exec_size) reg reg reg [(pred)] asr[.cmod] (exec_size) reg reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.channel[n] ) {  
[DevHSW]: shiftCnt = src1.chan[n] & 0x1F; // Always use low 5 bits for shift  
count. if (src0.chan[n] >= 0) { dst.chan[n] = src0.chan[n] >> shiftCnt; } else {  
int maskLSB = pow(2, shiftCnt) - 1; if ( maskLSB & src0.chan[n] == 0 ) {  
dst.chan[n] = sign(src0.chan[n]) * ((abs)src0.chan[n] >> shiftCnt); } else {  
dst.chan[n] = sign(src0.chan[n]) * ((abs)src0.chan[n] >> shiftCnt) - 1; } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
*B,*W,*D	*B,*W,*D

DWord	Bit	Description
0..3	127:64	RegSource



asr - Arithmetic Shift Right

		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
127:64	ImmSource	Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls	Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format: EU_INSTRUCTION_HEADER



Logic And

and - Logic And						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
<p>The and instruction performs component-wise logic AND operation between src0 and src1 and stores the results in dst.</p> <p>Register source operands can use source modifiers:</p> <p>[DevHSW]: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the AND operation.</p> <p>This operation does not produce sign or overflow conditions. Only the .e/.z or .ne/.nz conditional modifiers should be used.</p>						
Format:						
Source modifier is not allowed if source is an accumulator.						
Restriction						
Restriction : Source modifier is not allowed if source is an accumulator.						
Syntax						
[(pred)] and[.cmod] (exec_size) reg reg reg [(pred)] and[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] & src1.chan[n]; } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	N	N			
Src Types	Dst Types					
*B,*W,*D	*B,*W,*D					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([RegSource][Src1.RegFile]!='IMM')			
	127:64	ImmSource				
		Exists If:	([ImmSource][Src1.RegFile]=='IMM')			
		EU_INSTRUCTION_SOURCES_REG_REG				
		EU_INSTRUCTION_SOURCES_REG_IMM				



and - Logic And

	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Compare

cmp - Compare	
Project:	HSW
Source:	EuIsa
Length Bias:	4
<p>The cmp instruction performs component-wise comparison of src0 and src1 and stores the results in the selected flag register and in dst. It takes component-wise subtraction of src0 and src1, evaluating the conditional code (excluding NS signal) based on the conditional modifier, and storing the conditional bits in bit-packed form in the destination flag register and all bits of dst channels. If the dst is not null, for the enabled channels, then all bits of the destination channel will contain the flag value for the channel. When the instruction operates on packed word format, one general register may store up to 16 such comparison results. In DWord format, one general register may store up to 8 results.</p> <p>A conditional modifier must be specified; the conditional modifier field cannot be 0000b. The comparison does not use the NS (NaN source) signals, as described in the Creating Conditional Flags section. Accordingly the conditional modifier should not be .u (unordered).</p> <p>For each enabled channel 0b or 1b is assigned to the appropriate flag bit and 0/all zeros or all ones (e.g, byte 0xFF, word 0xFFFF, DWord 0xFFFFFFFF) is assigned to dst.</p> <p>When any source type is floating-point, the cmp instruction obeys the rules described in the tables in the Floating Point Modes section of the Data Types chapter.</p>	
Format:	<code>[(pred)] cmp[.cmod] (exec_size) dst src0 src1</code>
Restriction	Project
Restriction : Accumulator cannot be destination, implicit or explicit. The destination must be a general register or the null register.	HSW
Restriction : A SIMD16 instruction is not allowed for DWord data types. Use two SIMD8 instructions.	DevHSW:GT1:A, DevHSW:GT2:A, DevHSW:GT3:A
Restriction : If the destination is the null register, the {Switch} instruction option must be used.	HSW
Syntax	
<code>[(pred)] cmp[.cmod] (exec_size) reg reg reg [(pred)] cmp[.cmod] (exec_size) reg reg imm32</code>	
Pseudocode	
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { bitMask[n] = 0; if (WrEn.chan[n]) { results[n] = src0.chan[n] - src1.chan[n]; bitMask[n] =</pre>	



cmp - Compare

```
Condition(results[n]); dst.chan[n] = bitMask[n]; // All bits for dst channel } }
flag# = bitMask;
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y

Src Types	Dst Types	Project
*B,*W,*D	*B,*W,*D	
*B,*W,*D	F	
F	F	
DF	DF	HSW

DWord	Bit	Description				
0..3	127:64	RegSource <table border="1"> <tr> <td>Exists If:</td> <td>([RegSource][Src1.RegFile]!='IMM')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_SOURCES_REG_REG</td> </tr> </table>	Exists If:	([RegSource][Src1.RegFile]!='IMM')	Format:	EU_INSTRUCTION_SOURCES_REG_REG
Exists If:	([RegSource][Src1.RegFile]!='IMM')					
Format:	EU_INSTRUCTION_SOURCES_REG_REG					
127:64	ImmSource <table border="1"> <tr> <td>Exists If:</td> <td>([ImmSource][Src1.RegFile]=='IMM')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_SOURCES_REG_IMM</td> </tr> </table>	Exists If:	([ImmSource][Src1.RegFile]=='IMM')	Format:	EU_INSTRUCTION_SOURCES_REG_IMM	
Exists If:	([ImmSource][Src1.RegFile]=='IMM')					
Format:	EU_INSTRUCTION_SOURCES_REG_IMM					
63:32	Operand Controls <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
31:0	Header <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER			
Format:	EU_INSTRUCTION_HEADER					



Count Bits Set

cbit - Count Bits Set						
Project:	HSW					
Source:	EuIIsa					
Length Bias:	4					
The cbit instruction counts component-wise the total bits set in src0 and stores the resulting counts in dst.						
Format:	[(pred)] cbit (exec_size) dst src0					
Restriction						
Restriction : No accumulator access, implicit or explicit.						
Syntax						
[(pred)] cbit (exec_size) reg reg [(pred)] cbit (exec_size) reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { UD cnt = 0; UD val = src0.chan[n]; while (val) { if (val & 1) { cnt ++; } val = val >> 1; } dst.chan[n] = cnt; } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	N	N			
Src Types	Dst Types					
UB,UW,UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')			
		Format:	EU_INSTRUCTION_SOURCES_REG			
	127:64	ImmSource				
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')			
		Format:	EU_INSTRUCTION_SOURCES_IMM32			
	63:32	Operand Controls				
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
	31:0	Header				
		Format:	EU_INSTRUCTION_HEADER			



Continue

cont - Continue			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
Description	Project		
The cont instruction disables execution for the subset of channels for the remainder of the current loop iteration. Channels remain disabled until right before the while instruction or right before the condition check code block for the while instruction. If all enabled channels hit this instruction, jump to the instruction referenced by JIP where execution continues. UIP should always reference the loop's associated while instruction. JIP should point to the last instruction of the inner most conditional block if the cont instruction is inside a conditional block. In case of the break instruction directly under the loop, the JIP and the UIP are the same.			
If SPF is ON, the UIP must be used to update IP; JIP is not used in this case.			
The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).	HSW		
Format: [(pred)] cont (exec_size) JIP UIP			
Restriction			
Restriction : The execution size must be the same for the while, break, and cont instructions of the same code block.			
Syntax	Project		
[(pred)] cont (exec_size) imm16 imm16	HSW		
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n]) { if (PMask[n]) { // PMask is for all channels enabled for the cont instruction. Pcip[n] = IP + UIP; } else { Pcip[n] = IP + 1; } } } for (n = exec_size; n < 32; n++) { Pcip[n] = IP + 1; } if (Pcip != (IP + 1)) { // all channels true Jump(IP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N



DWord	Bit	Description
0..3	127:112	UIP Project: HSW Format: S15 The jump distance in number of eight-byte units if a jump is taken for the channel.
	111:96	JIP Project: HSW Format: S15 The jump distance in number of eight-byte units if a jump is taken for the instruction.
	95:64	Reserved Project: HSW Format: MBZ
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Compare NaN

cmpn - Compare NaN	
Project:	HSW
Source:	EuIsa
Length Bias:	4
<p>The cmpn instruction performs component-wise special-NaN comparison of src0 and src1 and stores the results in the selected flag register and in dst. It takes component-wise subtraction of src0 and src1, evaluating the conditional signals including NS based on the conditional modifier, and storing the conditional flag bits in bit-packed form in the destination flag register and all bits of dst channels. If the dst is not null, for the enabled channels, then all bits of the destination channel will contain the flag value for the channel. When the instruction operates on packed word format, one general register may store up to 16 such comparison results. In DWord format, one general register may store up to 8 results.</p> <p>A conditional modifier must be specified; the conditional modifier field cannot be 0000b. More information about the conditional signals used is in the Creating Conditional Flags section.</p> <p>For each enabled channel 0b or 1b is assigned to the appropriate flag bit and 0/all zeros or all ones (e.g, byte 0xFF, word 0xFFFF, DWord 0xFFFFFFFF) is assigned to dst.</p> <p>Min/Max instructions use cmpn to select the destination from the input sources (see the Min Max of Floating Point Numbers section for details).</p>	
Format:	<code>[(pred)] cmpn[.cmod] (exec_size) dst src0 src1</code>
Restriction	Project
Restriction : Accumulator cannot be destination, implicit or explicit. The destination must be a general register or the null register.	HSW
Restriction : A SIMD16 instruction is not allowed for DWord data types. Use two SIMD8 instructions.	DevHSW:GT1:A, DevHSW:GT2:A, DevHSW:GT3:A
Restriction : If the destination is the null register, the {Switch} instruction option must be used.	HSW
Syntax	
<code>[(pred)] cmpn[.cmod] (exec_size) reg reg reg [(pred)] cmpn[.cmod] (exec_size) reg reg imm32</code>	
Pseudocode	
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { bitMask[n] = 0; if (WrEn.chan[n]) { results[n] = src0.chan[n] - src1.chan[n]; bitMask[n] = ConditionNaN(results[n]); dst.chan[n][0] = bitMask[n]; // All bits for dst }</pre>	



cmpn - Compare NaN

```
channel } } flag# = bitMask;
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	N	Y

Src Types	Dst Types	Project
*B,*W,*D	*B,*W,*D	
*B,*W,*D	F	
F	F	
DF	DF	HSW

DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([RegSource][Src1.RegFile]!='IMM')
	127:64	Format: EU_INSTRUCTION_SOURCES_REG_REG
		ImmSource
	63:32	Exists If: ([ImmSource][Src1.RegFile]=='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	31:0	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
		Header
		Format: EU_INSTRUCTION_HEADER



Call

call - Call			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
Description	Project		
The call instruction jumps to a subroutine. It can be predicated or non-predicated. If non-predicated, all enabled channels jump to the subroutine. If predicated, only the channels enabled by PMask jump to the subroutine; the rest of the channels move to the next instruction after the call instruction. If none of the channels jump into the subroutine, the call instruction is treated as a nop.			
In case of a jump, the call instruction stores the return IP onto the first DWord of the destination register and stores the CallMask in the second DWord of the destination register.			
When SPF is on, the predication control must be scalar.			
The following table describes JIP, the jump offset, for DevHSW+. JIP can be an immediate or register value. When a jump occurs, this value is added to IP pre-increment. For DevHSW+, in GEN binary, JIP is at location src1 when immediate and at location src0 when in a register. The IP register must be put (for example, by the assembler) at dst location. When offsets are immediate, src0 must be null.	HSW		
Format: [(pred)] call (exec_size) dst JIP			
Restriction	Project		
Restriction : The call instruction must have DWord source and destination type, and the destination must be QWord aligned.			
Restriction : The source0 regioning control must be <2;2,1> .	HSW		
Restriction : The execution size must be 2.	HSW		
Syntax	Project		
[(pred)] call (exec_size) reg imm32 [(pred)] call (exec_size) reg reg32	DevHSW+		
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { PcIP[n] = IP + JIP; CallMask[n] = 1; } else { PcIP[n] = IP + 1; CallMask[n] = 0; } } if (PcIP[n] != (IP + 1)) { // any channel jumped dst.chan[0] = IP + 1; dst.chan[1] = CallMask; Jump(IP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N



call - Call

Dst Types						
D,UD						
DWord	Bit	Description				
0..3	127:112	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	111:96	<p>JIP</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>S15</td> </tr> </table> <p>Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.</p>	Project:	HSW	Format:	S15
Project:	HSW					
Format:	S15					
	95:91	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	90	<p>Flag Register Number</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>Added a second flag register</p>	Project:	HSW		
Project:	HSW					
	89	<p>Flag Subregister Number</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>	Project:	HSW		
Project:	HSW					
	88:64	<p>Source 0</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
	88:64	<p>Source 0</p> <table border="1"> <tr> <td>Exists If:</td> <td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')</td> </tr> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</td> </tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1					
	63:32	<p>Operand Control</p> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_OPERAND_CONTROLS</td> </tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS		
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
	31:0	<p>Header</p> <table border="1"> <tr> <td>Format:</td> <td>EU_INSTRUCTION_HEADER</td> </tr> </table>	Format:	EU_INSTRUCTION_HEADER		
Format:	EU_INSTRUCTION_HEADER					



Branch Diverging

brd - Branch Diverging			
Project:	HSW	Source:	EuIIsa
Length Bias:	4		
Description	Project		
The brd instruction redirects the execution forward or backward to the instruction pointed by (current IP + offset). The jump will occur if any channels are branched away.			
In GEN binary, JIP is at location src1 when immediate and at location src0 when reg32, where reg32 is accessed as a scalar DWord. The ip register must be used (for example, by the assembler) as dst.			HSW
Format: [(pred)] brd (exec_size) JIP			
Syntax	Project		
[(pred)] brd (exec_size) imm16 [(pred)] brd (exec_size) reg32			HSW
Pseudocode			
Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn[n]) { PcIP[n] = IP + JIP; } else { PcIP[n] = IP + 1; } } if (any PcIP == ExIP + JIP) { // any channel Jump(ExIP + JIP); }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N
Src Types			
D			
DWord	Bit	Description	
0..3	127:112	Reserved	
		Project:	HSW
		Format:	MBZ
	111:96	JIP	
		Project:	HSW
		Format:	S15
Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.			



brd - Branch Diverging

	95:91	Reserved
		Project: HSW
		Format: MBZ
	90	Flag Register Number
		Project: HSW
		Added a second flag register
	89	Flag Subregister Number
		Project: HSW
		This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.
	88:64	Source 0
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	88:64	Source 0
		Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')
		Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	63:32	Operand Control
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Branch Converging

brc - Branch Converging					
Description		Project			
<p>Project: HSW</p> <p>Source: EuIIsa</p> <p>Length Bias: 4</p>					
<p>The brc instruction redirects the execution forward or backward to the instruction pointed by (current IP + offset). The jump will occur if all channels are branched away.</p> <p>UIP should reference the instruction where all channels are expected to come together. JIP should reference the end of the innermost conditional block.</p>					
<p>In GEN binary, JIP and UIP are at location src1 when immediates and at location src0 when reg64, where reg64 is accessed as paired DWord (regioning being <2;2,1>). The ip register must be used (for example, by the assembler) as dst. When offsets are immediate, src0 must be null.</p>			HSW		
<p>Format: [(pred)] brc (exec_size) JIP UIP</p>					
Syntax		Project			
[(pred)] brc (exec_size) imm16 imm16 [(pred)] brc (exec_size) reg64		HSW			
Pseudocode					
<pre>Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn[n]) { Pcip[n] = IP + UIP; } else { Pcip[n] = IP + 1; } } if (all Pcip != IP + 1) { // for all channels Jump(IP + JIP); }</pre>					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	N	N	N		
Src Types					
D					
DWord	Bit	Description			
0..3	127:112	UIP Project: HSW Format: S15 The jump distance in number of eight-byte units if a jump is taken for the channel.			



brc - Branch Converging

111:96	JIP	
	Project:	HSW
	Format:	S15
	The jump distance in number of eight-byte units if a jump is taken for the instruction.	
95:64	Reserved	
	Project:	HSW
	Format:	MBZ
63:32	Operand Control	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format:	EU_INSTRUCTION_HEADER



Call Absolute

calla - Call Absolute									
Project:	HSW								
Source:	EuIIsa								
Length Bias:	4								
<p>The calla instruction jumps to a subroutine. It can be predicated or non-predicated. If non-predicated, all enabled channels jump to the subroutine. If predicated, only the channels enabled by PMask jump to the subroutine; the rest of the channels move to the next instruction after the calla instruction. If none of the channels jump into the subroutine, the calla instruction is treated as a nop.</p> <p>In case of a jump, the call instruction stores the return IP onto the first DWord of the destination register and stores the CallMask in the second DWord of the destination register.</p> <p>If SPF is ON, none of the PcIP are updated.</p> <p>When SPF is on, the predication control must be scalar.</p> <p>The difference between calla and call is that calla uses JIP as the IP value rather than adding it to the IP value.</p>									
Format:	[(pred)] calla (exec_size) dst JIP								
<table border="1"><thead><tr><th>Restriction</th><th>Project</th></tr></thead><tbody><tr><td>Restriction : The calla instruction must have DWord source and destination type, and the destination must be QWord-aligned.</td><td></td></tr><tr><td>Restriction : The src0 regioning control must be <2;2,1>,</td><td></td></tr><tr><td>Restriction : The execution size must be 2.</td><td>HSW</td></tr></tbody></table>		Restriction	Project	Restriction : The calla instruction must have DWord source and destination type, and the destination must be QWord-aligned.		Restriction : The src0 regioning control must be <2;2,1>,		Restriction : The execution size must be 2.	HSW
Restriction	Project								
Restriction : The calla instruction must have DWord source and destination type, and the destination must be QWord-aligned.									
Restriction : The src0 regioning control must be <2;2,1>,									
Restriction : The execution size must be 2.	HSW								
<table border="1"><thead><tr><th>Syntax</th><th>Project</th></tr></thead><tbody><tr><td>[(pred)] calla (exec_size) reg imm16</td><td>HSW</td></tr></tbody></table>		Syntax	Project	[(pred)] calla (exec_size) reg imm16	HSW				
Syntax	Project								
[(pred)] calla (exec_size) reg imm16	HSW								
<table border="1"><thead><tr><th>Pseudocode</th></tr></thead><tbody><tr><td>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n]) { PcIP[n] = JIP; CallMask[n] = 1; } else { PcIP[n] = IP + 1; CallMask[n] = 0; } } if (PcIP[n] != (IP + 1)) { // any channel jumped dst.chan[0] = IP + 1; dst.chan[1] = CallMask; Jump(JIP); }</td><td></td></tr></tbody></table>		Pseudocode	Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n]) { PcIP[n] = JIP; CallMask[n] = 1; } else { PcIP[n] = IP + 1; CallMask[n] = 0; } } if (PcIP[n] != (IP + 1)) { // any channel jumped dst.chan[0] = IP + 1; dst.chan[1] = CallMask; Jump(JIP); }						
Pseudocode									
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n]) { PcIP[n] = JIP; CallMask[n] = 1; } else { PcIP[n] = IP + 1; CallMask[n] = 0; } } if (PcIP[n] != (IP + 1)) { // any channel jumped dst.chan[0] = IP + 1; dst.chan[1] = CallMask; Jump(JIP); }									
Predication	Conditional Modifier	Saturation	Source Modifier						
Y	N	N	N						
<table border="1"><thead><tr><th>Dst Types</th></tr></thead></table>		Dst Types							
Dst Types									



calla - Call Absolute

D,UD						
DWord	Bit	Description				
0..3	127:112	Reserved <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
111:96	JIP <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>S15</td></tr> </table> <p>Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.</p>	Project:	HSW	Format:	S15	
Project:	HSW					
Format:	S15					
95:91	Reserved <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ	
Project:	HSW					
Format:	MBZ					
90	Flag Register Number <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table> <p>Added a second flag register</p>	Project:	HSW			
Project:	HSW					
89	Flag Subregister Number <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table> <p>This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits. The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.</p>	Project:	HSW			
Project:	HSW					
88:64	Source 0 <table border="1"> <tr> <td>Exists If:</td><td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')</td></tr> <tr> <td>Format:</td><td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16</td></tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16	
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16					
88:64	Source 0 <table border="1"> <tr> <td>Exists If:</td><td>(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')</td></tr> <tr> <td>Format:</td><td>EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1</td></tr> </table>	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1	
Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')					
Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1					
63:32	Operand Control <table border="1"> <tr> <td>Format:</td><td>EU_INSTRUCTION_OPERAND_CONTROLS</td></tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
31:0	Header <table border="1"> <tr> <td>Format:</td><td>EU_INSTRUCTION_HEADER</td></tr> </table>	Format:	EU_INSTRUCTION_HEADER			
Format:	EU_INSTRUCTION_HEADER					



Break

break - Break						
Project:	HSW					
Source:	EuIIsa					
Length Bias:	4					
Description						
The break instruction is used to early-out from the inner most loop, or early out from the inner most switch block.						
When used in a loop, upon execution, the break instruction terminates the loop for all execution channels enabled. If all the enabled channels hit the break instruction, jump to the instruction referenced by JIP. JIP should be the offset to the end of the inner most conditional or loop block, UIP should be the offset to the while instruction of the loop block.						
If SPF is ON, the UIP must be used to update IP; JIP is not used in this case						
The following table describes the two 16-bit instruction pointer offsets. Both the JIP and UIP are signed 16-bit numbers, added to IP pre-increment. In GEN binary, JIP and UIP are at location src1 and must be of type W (signed word integer).						
Format: [(pred)] break (exec_size) JIP UIP						
Syntax						
[(pred)] break (exec_size) imm16 imm16						
Project						
HSW						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n]) { Pcip[n] = IP + UIP; else { Pcip[n] = IP + 1; } } if (Pcip != (IP + 1)) { // all channels Jump(IP + JIP); }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	N	N			
DWord	Bit	Description				
0..3	127:112	UIP				
		Project:	HSW			
		Format:	S15			
The jump distance in number of eight-byte units if a jump is taken for the channel.						



break - Break

	111:96	JIP Project: HSW Format: S15 The jump distance in number of eight-byte units if a jump is taken for the instruction.
	95:64	Reserved Project: HSW Format: MBZ
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Multiply Accumulate

mac - Multiply Accumulate						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The mac instruction takes component-wise multiplication of src0 and src1, adds the results with the corresponding accumulator values, and then stores the final results in dst.						
Format:	[(pred)] mac[.cmod] (exec_size) dst src0 src1					
Restriction						
Restriction : Accumulator is an implicit source and thus cannot be an explicit source operand.						
Syntax						
[(pred)] mac[.cmod] (exec_size) reg reg reg [(pred)] mac[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] * src1.chan[n] + acc0.chan[n]; } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	Y	Y	Y			
Src Types	Dst Types	Project				
*B,*W	*B,*W,*D					
F	F					
DF	DF	HSW				
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([RegSource][Src1.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG_REG			
	ImmSource					
	Exists If:	([ImmSource][Src1.RegFile]=='IMM')				
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM				
	63:32	Operand Controls				
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS				



mac - Multiply Accumulate

	31:0	Header	Format:	EU_INSTRUCTION_HEADER
--	------	---------------	---------	------------------------------



Reserved Instruction0

Reserved Instruction0		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:27	Opcode 1 Format: <input type="text"/> Opcode
	26:24	Opcode 2 Format: <input type="text"/> Opcode
	23:21	Opcode 3 Format: <input type="text"/> Opcode
	20:16	Opcode 4 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	11:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



Logic Xor

xor - Logic Xor			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
Description			
The xor instruction performs component-wise logic XOR operation between src0 and src1 and stores the results in dst.			
This operation does not produce sign or overflow conditions. Only the .e/.z or .ne/.nz conditional modifiers should be used.			
Register source operands can use source modifiers: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the XOR operation.			
Format: [(pred)] xor[.cmod] (exec_size) dst src0 src1			
Restriction			
Restriction : Source modifier is not allowed if source is an accumulator.			
Syntax			
[(pred)] xor[.cmod] (exec_size) reg reg reg [(pred)] xor[.cmod] (exec_size) reg reg imm32			
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] ^ src1.chan[n]; } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([RegSource][Src1.RegFile]!='IMM')
	127:64	Format: EU_INSTRUCTION_SOURCES_REG_REG	
		ImmSource	



xor - Logic Xor

		Exists If: ([ImmSource][Src1.RegFile]=='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header	
		Format:	EU_INSTRUCTION_HEADER



Reserved Instruction2

Reserved Instruction2		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:27	Opcode 1 Format: <input type="text"/> Opcode
	26:24	Opcode 2 Format: <input type="text"/> Opcode
	23:16	Opcode 3 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	15:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



Reserved Instruction1

Reserved Instruction1		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:27	Opcode 1 Format: <input type="text"/> Opcode
	26:24	Opcode 2 Format: <input type="text"/> Opcode
	23:21	Opcode 3 Format: <input type="text"/> Opcode
	20:16	Opcode 4 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	11:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



While

while - While				
Project:	HSW			
Source:	EuIIsa			
Length Bias:	4			
Description			Project	
The while instruction marks the end of a do-while block. The instruction first evaluates the loop termination condition for each channel based on the current channel enables and the predication flags specified in the instruction. If any channel has not terminated, a branch is taken to a destination address specified in the instruction, and the loop continues for those channels. Otherwise, execution continues to the next instruction. Id point to the first instruction with the do label of the do-while block of code. It should be a negative number for the backward referencing. In GEN binary, JIP is at location dst and must be of type W (signed word integer).				
If SPF is ON, none of the Pcip are updated.				
The following table describes the 16-bit jump target offset JIP. JIP is a signed 16-bit number, added to IP pre-increment, and should point to the first instruction with the do label of the do-while block of code. It should be a negative number for the backward referencing. In GEN binary, JIP is at location src1 and must be of type W (signed word integer).			HSW	
Format: [(pred)] while (exec_size) JIP				
Restriction				
Restriction : The execution size must be the same for the while instruction and any break and cont instructions of the same code block.				
Syntax			Project	
[(pred)] while (exec_size) imm16			HSW	
Pseudocode				
Evaluate(WrEn); for (n = 0; n < 32; n++) { if (WrEn.chan[n]) { Pcip[n] = IP + JIP; } else { Pcip[n] = IP + 1; } } if (PMask == 1) { // any enabled channel true Jump(IP + JIP); }				
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	N	N	N	
DWord	Bit	Description		
0..3	127:112	Reserved		



while - While

		Project:	HSW
		Format:	MBZ
111:96	JIP	Project:	HSW
		Format:	S15
		Jump Target Offset. The relative offset in 64-bit units if a jump is taken for the instruction.	
95:91	Reserved	Project:	HSW
		Format:	MBZ
90	Flag Register Number	Project:	HSW
		Added a second flag register	
89	Flag Subregister Number	Project:	HSW
		This field specifies the sub-register number for a flag register operand. There are two sub-registers in the flag register. Each sub-register contains 16 flag bits.	
		The selected flag sub-register is the source for predication if predication is enabled for the instruction. It is the destination to store conditional flag bits if conditional modifier is enabled for the instruction. The same flag sub-register can be both the predication source and conditional destination, if both predication and conditional modifier are enabled.	
88:64	Source 0	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
88:64	Source 0	Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
63:32	Operand Control	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format:	EU_INSTRUCTION_HEADER



Shift Right

shr - Shift Right			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
Description	Project		
Perform component-wise logical right shift with zero insertion of the bits in src0 by the shift count indicated in src1, storing the results in dst. Insert zero bits in the number of MSBs indicated by the shift count. src0 and dst can have different types and can be signed or unsigned.			
Note: For word and DWord operands, the accumulators have 33 bits. Note: For unsigned src0 types, shr and asr produce the same result.			
The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.	HSW		
Format: [(pred)] shr[.cmod] (exec_size) dst src0 src1			
Syntax			
[(pred)] shr[.cmod] (exec_size) reg reg reg [(pred)] shr[.cmod] (exec_size) reg reg imm32			
Pseudocode	Project		
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { shiftCnt = src1.chan[n] & 0x1F; // Always use low 5 bits for shift count. dst.chan[n] = src0.chan[n] >> shiftCnt; } }	HSW		
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
UB,UW,UD	UB,UW,UD		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([RegSource][Src1.RegFile]!='IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource	



shr - Shift Right

		Exists If: ([ImmSource][Src1.RegFile]=='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls	
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header	
		Format:	EU_INSTRUCTION_HEADER



Shift Left

shl - Shift Left				
Project:	HSW			
Source:	EuIsa			
Length Bias:	4			
Description			Project	
Perform component-wise logical left shift of the bits in src0 by the shift count indicated in src1, storing the results in dst, inserting zero bits in the number of LSBs indicated by the shift count.				
Hardware detects overflow properly and uses it to perform any saturation operation on the result, as long as the shifted result is within 33 bits. Otherwise, the result is undefined.				
Note: For word and DWord operands, the accumulators have 33 bits.				
The shift count is taken from the low five bits of src1, regardless of the src1 type and treated as an unsigned integer in the range 0 to 31.			HSW	
Format: [(pred)] shl[.cmod] (exec_size) dst src0 src1				
Restriction			Project	
Restriction : Accumulator cannot be destination, implicit or explicit.				
Restriction : Results of saturation in packed-DWord mode are unpredictable.			HSW	
Syntax				
[(pred)] shl[.cmod] (exec_size) reg reg reg [(pred)] shl[.cmod] (exec_size) reg reg imm32				
Pseudocode			Project	
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { shiftCnt = src1.chan[n] & 0x1F; // Always use low 5 bits for shift count. dst.chan[n] = src0.chan[n] << shiftCnt; } }			HSW	
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	Y	Y	Y	
Src Types	Dst Types			
*B,*W,*D	*B,*W,*D			
DWord	Bit	Description		
0..3	127:64	RegSource	Exists If: ([RegSource][Src1.RegFile]!='IMM')	



shl - Shift Left

		Format: EU_INSTRUCTION_SOURCES_REG_REG
127:64	ImmSource	
	Exists If:	([ImmSource][Src1.RegFile]=='IMM')
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls	
	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	
	Format:	EU_INSTRUCTION_HEADER



Wait Notification

wait - Wait Notification						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
<p>The wait instruction evaluates the value of the notification count register nreg. If nreg is zero, thread execution is suspended and the thread is put in 'wait_for_notification' state. If nreg is not zero (i.e., one or more notifications have been received), nreg is decremented by one and the thread continues executing on the next instruction. If a thread is in the 'wait_for_notification' state, when a notification arrives, the notification count register is incremented by one. As the notification count register becomes nonzero, the thread wakes up to continue execution and at the same time the notification register is decremented by one. If only one notification arrived, the notification register value becomes zero. However, during the above mentioned time period, it is possible that more notifications may arrive, making the notification register nonzero again.</p>						
<p>When multiple notifications are received, software must use wait instructions to decrement notification count registers for each notification.</p>						
<p>Notification register n0.0:ud is for thread to thread communication (via the Message Gateway shared function) and n0.1:ud for host to thread communication (through MMIO registers). See the Message Gateway chapter for thread-thread communication and the Debug chapter for host-to-thread communication.</p>						
Format:	wait (exec_size) nreg					
Restriction						
Restriction : src0 and dst must be n0.0, n0.1, or n0.2.						
Restriction : Execution size must be 1 as the notification registers are scalar.						
Restriction : Predication is not allowed.						
Restriction : Two back-to-back wait instructions are not allowed. At minimum, a nop instruction must be inserted between two wait instructions						
Syntax						
wait (1) n#						
Pseudocode						
N/A						
Predication	Conditional Modifier	Saturation	Source Modifier			
N	N	N	N			
Src Types	Dst Types					



wait - Wait Notification

UD	UD	
DWord	Bit	Description
0	127:64	Sources Exists If: ([Operand Control][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG
	127:64	Sources Exists If: ([Operand Control][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Integer Subtraction with Borrow

subb - Integer Subtraction with Borrow						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
The subb instruction performs component-wise subtraction of src0 and src1 and stores the results in dst, it also stores the borrow into acc.						
If the operation produces a borrow (src0 < src1), write 0x00000001 to acc, else write 0x00000000 to acc.						
Format:	[(pred)] subb[.cmod] (exec_size) dst src0 src1					
Restriction						
Restriction : AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.						
Syntax						
[(pred)] subb[.cmod] (exec_size) reg reg reg [(pred)] subb[.cmod] (exec_size) reg reg imm32						
Pseudocode						
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] - src1.chan[n]; acc.chan[n] = borrow(src.chan[n] - src1.chan[n]); } }						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	Y	N			
Src Types	Dst Types					
UD	UD					
DWord	Bit	Description				
0..3	127:64	RegSource				
		Exists If:	([RegSource][Src1.RegFile]!='IMM')			
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG_REG			
	ImmSource					
	Exists If:	([ImmSource][Src1.RegFile]=='IMM')				
	Format:	EU_INSTRUCTION_SOURCES_REG_IMM				
	63:32	Operand Controls				



subb - Integer Subtraction with Borrow

		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format: EU_INSTRUCTION_HEADER



Reserved Instruction7

Reserved Instruction7		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:23	Opcode 1 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
0..n	31:0	Unknown Bitfield



Reserved Instruction6

Reserved Instruction6		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:23	Opcode 1 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	5:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



Reserved Instruction8

Reserved Instruction8		
Project:	HSW	
Length Bias:	1	
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:23	Opcode 1 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
0..n	31:0	Unknown Bitfield



MI_NOOP

MI_NOOP					
DWord	Bit	Description			
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode			
	28:23	MI Command Opcode Default Value: 00h MI_NOOP Format: OpCode			
	22	Identification Number Register Write Enable Format: Enable This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified - making this command an effective "no operation" function. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1</td><td>Write the NOP_ID register.</td></tr></tbody></table>	Value	Name	1
Value	Name				
1	Write the NOP_ID register.				
21:0	Identification Number Format: U22 This field contains a 22-bit number which can be written to the MI NOPID register.				



MI_NOOP

MI_NOOP										
Project:	HSW									
Source:	RenderCS									
Length Bias:	1									
<p>The MI_NOOP command basically performs a "no operation" in the command stream and is typically used to pad the command stream (e.g., in order to pad out a batch buffer to a QWord boundary). However, there is one minor (optional) function this command can perform - a 22-bit value can be loaded into the MI NOPID register. This provides a general-purpose command stream tagging ("breadcrumb") mechanism (e.g., to provide sequencing information for a subsequent breakpoint interrupt).</p>										
DWord	Bit	Performance	Project							
0	31:29	Command Type Default Value: 0h MI_COMMAND	HSW							
	28:23	MI Command Opcode Default Value: 0h MI_NOOP								
	22	Identification Number Register Write Enable Format: Enable <p>This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified, making this command an effective "no operation" function.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Do not write the NOP_ID register.</td></tr><tr><td>1h</td><td>Enable</td><td>Write the NOP_ID register.</td></tr></tbody></table>		Value	Name	Description	0h	Disable	Do not write the NOP_ID register.	1h
Value	Name	Description								
0h	Disable	Do not write the NOP_ID register.								
1h	Enable	Write the NOP_ID register.								
21:0	Identification Number Format: U22 <p>This field contains a 22-bit number which can be written to the MI NOPID register.</p>									



Reserved Instruction4

Reserved Instruction4		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:27	Opcode 1 Format: <input type="text"/> Opcode
	26:24	Opcode 2 Format: <input type="text"/> Opcode
	23:16	Opcode 3 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	15:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



Reserved Instruction3

Reserved Instruction3		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:27	Opcode 1 Format: <input type="text"/> Opcode
	26:24	Opcode 2 Format: <input type="text"/> Opcode
	23:16	Opcode 3 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	15:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



Reserved Instruction5

Reserved Instruction5		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:23	Opcode 1 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
	7:0	DWord Count Format: <input type="text"/> =n
0..n	31:0	Unknown Bitfield



MI_NOOP

MI_NOOP														
DWord	Bit	Description												
0	31:29	Command Type Default Value: 0h MI_COMMAND												
	28:23	MI Command Opcode Default Value: 0h MI_NOOP												
	22	Identification Number Register Write Enable Project: All Format: Enable This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified - making this command an effective "no operation" function. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Do not write the NOP_ID register.</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Write the NOP_ID register.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Do not write the NOP_ID register.	All	1h	Enable	Write the NOP_ID register.	All
Value	Name	Description	Project											
0h	Disable	Do not write the NOP_ID register.	All											
1h	Enable	Write the NOP_ID register.	All											
	21:0	Identification Number Project: All Format: U22 This field contains a 22-bit number which can be written to the MI NOPID register.												



Conditional Send Message

sendc - Conditional Send Message						
Project:	HSW					
Source:	EuIsa					
Length Bias:	4					
<p>The sendc instruction has the same behavior as the send instruction except the following. sendc first checks the dependent threads inside the Thread Dependency Register. There are up to 8 dependent threads in the TDR register. The sendc instruction executes only when all the dependent threads in the TDR register are retired.</p> <p>Wait for dependencies in the TDR Register to clear, then send a message stored in registers starting at src to a shared function identified by exdesc along with control from desc with a general register writeback location at dst.</p>						
Format:	[(pred)] sendc (exec_size) dst src0 exdesc desc					
Restriction						
Restriction : The sendc instruction has the same restrictions as the send instruction.						
Pseudocode						
<pre>if (TDR[7] ... TDR[2] TDR[1] TDR[0]) { wait; } Evaluate(WrEn); MsgChEnable = WrEn; SourceReg = src0.RegNum; MessageEnqueue(MsgChEnable, ResponseReg, SourceReg, desc, exdesc);</pre>						
Predication	Conditional Modifier	Saturation	Source Modifier			
Y	N	N	N			
DWord	Bit	Description				
0..3	127:96	Message				
		Format:	EU_INSTRUCTION_OPERAND_SEND_MSG			
	95:89	Flags				
		Format:	EU_INSTRUCTION_FLAGS			
	88:64	Source 0				
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')			
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16			
	88:64	Source 0				
		Exists If:	(Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')			
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1			
63:32		Operand Control				



sendc - Conditional Send Message

		Format: EU_INSTRUCTION_OPERAND_CONTROLS
31:28	Controls B	Format: EU_INSTRUCTION_CONTROLS_B
27:24	Shared Function ID (SFID)	Format: SFID
23:8	Controls A	Format: EU_INSTRUCTION_CONTROLS_A
7	Reserved	Format: MBZ
6:0	Opcode	Format: EU_OPCODE



No Operation

nop - No Operation								
Project:	HSW							
Source:	EuIsa							
Length Bias:	4							
Do nothing. The nop instruction takes an instruction dispatch but performs no operation. It can be used for assembly patching in memory, or to insert a delay in the program sequence.								
Format:	nop							
Restriction								
Restriction : The nop instruction takes no instruction options other than Breakpoint.								
Syntax								
nop								
Pseudocode								
{ ; // The null statement, which does nothing. }								
Predication	Conditional Modifier	Saturation	Source Modifier					
N	N	N	N					
DWord	Bit	Description						
0..3	127:31	Reserved						
		Format:	MBZ					
	30	DebugCtrl This field allows the insertion of a breakpoint at the current instruction. When the bit is set, hardware automatically stores the current IP in CR register and jumps to the System IP (SIP) BEFORE executing the current instruction.						
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>No Breakpoint [Default]</td></tr><tr><td>1</td><td>Breakpoint</td></tr></tbody></table>		Value	Name	0	No Breakpoint [Default]	1
Value	Name							
0	No Breakpoint [Default]							
1	Breakpoint							
29:7	Reserved							
		Format:	MBZ					
6:0	Opcode	Format: EU_OPCODE						



Multiply

mul - Multiply			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
Description	Project		
The mul instruction performs component-wise multiplication of src0 and src1 and stores the results in dst.			
When both src0 and src1 are of type D or UD, only the low 16 bits of each element of src1 are used. The accumulator maintains full 48-bit precision. The macro described in the mach instruction should be used to obtain the full precision 64-bit multiplication result.	HSW		
Multiplication of two floating-point numbers follows the rules in mul - Multiply based on the applicable floating-point mode.			
Format: [(pred)] mul[.cmod] (exec_size) dst src0 src1			
Restriction	Project		
Restriction : Use a source modifier with add to implement subtraction.			
Restriction : When operating on integers with at least one of the source being a DWord type (signed or unsigned), the destination cannot be floating-point (implementation note: the data converter only looks at the low 34 bits of the result).			
Restriction : When operating on integers with at least one source having a DWord type (signed or unsigned), the Overflow and Sign flags are undefined. Therefore, conditional modifiers and saturation (.sat) cannot be used in this case.			
Restriction : When multiplying a DW and a W, the W has to be on src1, and the DW has to be on src0.	HSW		
Syntax			
[(pred)] mul[.cmod] (exec_size) reg reg reg [(pred)] mul[.cmod] (exec_size) reg reg imm32			
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] * src1.chan[n]; } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types	Project	



mul - Multiply

B	B	
B	W	
B	D	
W	W	
W	D	
W,D	D	
F	F	
DF	DF	HSW

DWord	Bit	Description
0..3	127:64	ImmSource
		Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
	127:64	RegSource
		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Logic Or

or - Logic Or			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
Description	Project		
The or instruction performs component-wise logic OR operation between src0 and src1 and stores the results in dst.			
This operation does not produce sign or overflow conditions. Only the .e/.z or .ne/.nz conditional modifiers should be used.			
Register source operands can use source modifiers: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the OR operation.	HSW		
Format: [(pred)] or[.cmod] (exec_size) dst src0 src1			
Restriction			
Restriction : Source modifier is not allowed if source is an accumulator.			
Syntax			
[(pred)] or[.cmod] (exec_size) reg reg reg [(pred)] or[.cmod] (exec_size) reg reg imm32			
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n] src1.chan[n]; } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y
Src Types	Dst Types		
*B,*W,*D	*B,*W,*D		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([RegSource][Src1.RegFile]!='IMM')
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG_REG
		ImmSource	



or - Logic Or

		Exists If: ([ImmSource][Src1.RegFile]=='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls		
	Format:		EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header		
	Format:		EU_INSTRUCTION_HEADER



Logic Not

not - Logic Not				
Project:	HSW			
Source:	EuIIsa			
Length Bias:	4			
Description			Project	
The not instruction performs logical NOT operation (or one's complement) of src0 and storing the results in dst.				
This operation does not produce sign or overflow conditions. Only the .e/.z or .ne/.nz conditional modifiers should be used.				
A register source operand can use a source modifier: Any source modifier is numeric, optionally changing a source value s to -s, abs(s), or -abs(s) before the NOT operation.			HSW	
Format: [(pred)] not[.cmod] (exec_size) dst src0				
Restriction				
Restriction : Source modifier is not allowed if source is an accumulator.				
Syntax				
[(pred)] not[.cmod] (exec_size) reg reg [(pred)] not[.cmod] (exec_size) reg imm32				
Pseudocode				
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = ~ src0.chan[n]; } }				
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	N	Y	Y	
Src Types	Dst Types			
*B,*W,*D	*B,*W,*D			
DWord	Bit	Description		
0..3	127:64	RegSource		
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')	
	127:64	EU_INSTRUCTION_SOURCES_REG		
		Format:		
	127:64	ImmSource		
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')	



not - Logic Not				
		Format:	EU_INSTRUCTION_SOURCES_IMM32	
	63:32	Operand Controls		
		Format:	EU_INSTRUCTION_OPERAND_CONTROLS	
	31:0	Header		
		Format:	EU_INSTRUCTION_HEADER	



Move Indexed

movi - Move Indexed	
Project:	HSW
Source:	EuIsa
Length Bias:	4
<p>The movi instruction performs a fast component-wise indexed move for subfields from src0 to dst. The source operand must be an indirectly-addressed register. All channels of the source operand share the same register number, which is provided by the register field of the first address subregister, with a possible immediate register offset. The register fields of the subsequent address subregisters are ignored by hardware. The subregister number of a source channel is provided by the subregister field of the corresponding address subregister, with a possible immediate subregister offset.</p> <p>The destination register may be either a directly-addressed or an indirectly-addressed register. This instruction effectively performs a subfield shuffling from one register to another. Up to eight subfields can be selected by an instruction.</p>	
Format:	<code>[(pred)] movi (exec_size) dst src0 src1</code>
Programming Notes	
<p>HW Implementation Details:</p> <p>The source register is calculated by adding the register portion of the first index register with the register portion of the address immediate, $a0.0[11:5] + \text{addr_imm}[9:5]$</p> <p>For byte movi, byte0 of the destination is selected by $(a0.0[4:0])$, byte1 is selected by $(a0.1[4:0])$, ..., and byte7 is selected by $(a0.7[4:0])$. The rest of the bytes are undefined.</p> <p>For word movi, byte0 of the destination is selected by $(a0.0[4:1] \& 0)$, byte1 is selected by $(a0.0[4:1] \& 1)$, byte2 is selected by $(a0.1[4:1] \& 0)$, byte3 is selected by $(a0.1[4:1] \& 1)$, ..., and byte15 is selected by $(a0.7[4:1] \& 1)$. The rest of the bytes are undefined.</p> <p>For DWord or float movi, byte0 of the destination is selected by $(a0.0[4:2] \& 00b)$, byte1 is selected by $(a0.0[4:2] \& 01b)$, byte2 is selected by $(a0.0[4:2] \& 10b)$, byte3 is selected by $(a0.0[4:2] \& 11b)$, byte4 is selected by $(a0.1[4:2] \& 00b)$, byte5 is selected by $(a0.1[4:2] \& 01b)$, ..., byte31 is selected by $(a0.7[4:2] \& 11b)$.</p> <p>For all 3 conditions above, $a0.n[4:0] = a0.n[4:0] + \text{addr_imm}[4:0]$.</p>	
Restriction	Project
Restriction : Source operand cannot be accumulators. The source operand must be a general register.	
Restriction : The source and destination must have the same type.	
Restriction : The execution size must be 8.	HSW
Restriction : The address register for the source must be aligned to the base (a0.0).	HSW
Restriction : The destination register (directly or indirectly addressed) must be 16-byte aligned.	
Restriction : The destination region (directly or indirectly addressed) must point to the same GRF	



movi - Move Indexed

register.	
Restriction : The destination stride in bytes must equal the source element size in bytes.	
Restriction : The Align16 access mode is not allowed.	
Restriction : All the index registers (address subregisters) used must point to the same GRF register.	
Restriction : The instruction must use 1x1 indirect regioning.	
Restriction : The destination offset is only used to create channel enables. Each element of the destination is directly mapped to the index registers for the movi instruction. i.e. a0.0 -> dst.0, a0.1 -> dst.1, a0.2 -> dst.2, etc.	
Restriction : Conditional Modifier is not allowed for this instruction.	

Syntax

[(pred)] movi (exec_size) reg reg imm

Pseudocode	Project
Evaluate(WrEn); srcregfile = regfile(src0); srcregbase = reg(address[0]) + reg(addr_imm); for (n = 0; n < RegWidth; n++) { if (WrEn.chan[n]) { srcsubreg = subreg(address[n] + addr_imm); dst.chan[n] = srcregfile.srcreg.srbsubreg; } }	HSW

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
B	B
UB	UB
W	W
UW	UW
D	D
UD	UD
F	F

DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([Operand Controls][Src0.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource
		Exists If: ([Operand Controls][Src0.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls



movi - Move Indexed

		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Multiply Add

mad - Multiply Add			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
The mad instruction takes component-wise multiplication of src1 and src2, adds the results with the corresponding src0 values, and then stores the final results in dst.			
Format:	[(pred)] mad[.cmod] (exec_size) dst src0 src1 src2		
Restriction	Project		
Restriction : No explicit accumulator access because this is a three-source instruction. AccWrEn is allowed for implicitly updating the accumulator.			
Restriction : [DevHSW]: All three-source instructions have certain restrictions, described in Instruction Machine Formats.	HSW		
Syntax			
[(pred)] mad[.cmod] (exec_size) reg reg reg reg			
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src1.chan[n] * src2.chan[n] + src0.chan[n]; } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types	Project	
F	F		
DF	DF	HSW	
DWord	Bit	Description	
0..3	127:126	Reserved	
		Format:	MBZ
	125:106	Source 2	
		Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
105	Reserved		
		Format:	MBZ
104:85	Source 1		



mad - Multiply Add

	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
84	Reserved	
	Format:	MBZ
83:64	Source 0	
	Format:	EU_INSTRUCTION_OPERAND_SRC_REG_THREE_SRC
63:56	Destination Register Number	
	Format:	DstRegNum
55:53	Destination Subregister Number	
	Format:	DstSubRegNum[2:0]
52:49	Destination Channel Enable	
	Format:	ChanEn[4]
	Four channel enables are defined for controlling which channels are written into the destination region. These channel mask bits are applied in a modulo-four manner to all ExecSize channels. There is 1-bit Channel Enable for each channel within the group of 4. If the bit is cleared, the write for the corresponding channel is disabled. If the bit is set, the write is enabled. Mnemonics for the bit being set for the group of 4 are <i>x</i> , <i>y</i> , <i>z</i> , and <i>w</i> , respectively, where <i>x</i> corresponds to Channel 0 in the group and <i>w</i> corresponds to channel 3 in the group	
48	Reserved	
	Project:	HSW
	Format:	MBZ
47	NibCtrl	
	Project:	HSW
	Format:	NibCtrl
46	Reserved	
	Project:	HSW
	Format:	MBZ
45:44	Destination Data Type	
	Project:	HSW
	This field contains the data type for the destination	
	Value	Name
	00b	Single Precision Float
	01b	DWord
	10b	Unsigned DWord
	11b	Double Precision Float
43:42	Source Data Type	
	Project:	HSW



mad - Multiply Add

	This field contains the data type for all three sources										
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Single Precision Float</td></tr><tr><td>01b</td><td>DWord</td></tr><tr><td>10b</td><td>Unsigned DWord</td></tr><tr><td>11b</td><td>Double Precision Float</td></tr></tbody></table>	Value	Name	00b	Single Precision Float	01b	DWord	10b	Unsigned DWord	11b	Double Precision Float
Value	Name										
00b	Single Precision Float										
01b	DWord										
10b	Unsigned DWord										
11b	Double Precision Float										
41:40	Source 2 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
39:38	Source 1 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
41:36	Reserved Exists If: ([Property[Source Modification]=='false') Format: MBZ										
37:36	Source 0 Modifier Exists If: ([Property[Source Modification]=='true') Format: SrcMod										
35	Reserved Format: MBZ										
34	Flag Register Number Project: HSW This field contains the flag register number for instructions with a non-zero Conditional Modifier.										
33	Flag Subregister Number This field contains the flag subregister number for instructions with a non-zero Conditional Modifier.										
32	Reserved Project: HSW Format: MBZ										
31:0	Header Format: EU_INSTRUCTION_HEADER										



Multiply Accumulate High

mach - Multiply Accumulate High

Project:	HSW
Source:	EuIIsa
Length Bias:	4

The mach instruction performs DWord integer multiply-accumulate operation and outputs the high DWord (bits 63:32).

For each enabled channel, this instruction multiplies the DWord in src1 with the high word of the DWord in src0, left shifts the result by 16 bits, adds it with the corresponding accumulator values, and keeps the whole 64-bit result in the accumulator. It then stores the high DWord (bits 63:32) of the results in dst.

This instruction is intended to be used to emulate 32-bit DWord integer multiplication by using the large number of bits available in the accumulator. For example, the following four instructions perform vector multiplication of two 32-bit signed integer sources from r2 and r3 and store the resulting vectors with the high 32 bits in r5 and the low 32 bits in r6.

```
mul (8) acc0:d r2.0<8;8,1>:d r3.0<8;8,1>:d //All channels must be enabled
```

```
mach (8) rTemp<1>:d r2.0<8;8,1>:d r3.0<8;8,1>:d //All channels must be enabled
```

```
mov (8) r5.0<1>:d rTemp<8;8,1>:d // High 32 bits
```

```
mov (8) r6.0<1>:d acc0:d // Low 32 bits
```

The mul and mach instructions must have all channels enabled. The first mov should have channel enable from the destHI of IMUL, the second mov should have the channel enable from the destLO of IMUL.

As mach is used to generate part of the 64-bit DWord integer results, saturation modifier should not be used. In fact, saturation modifier should not be used for any of these four instructions.

Source and destination operands must be DWord integers. Source and destination must be of the same type, signed integer or unsigned integer.

If dst is UD, src0 and src1 may be UD and/or D. However, if any of src0 and src1 is D, source modifier (abs) must be present to convert it to match with dst.

If dst is D, src0 and src1 must also be D. They cannot be UD as it may cause unexpected overflow because the computed results are limited to 64 bits.

Format:
[(pred)] mach[.cmod] (exec_size) dst src0 src1

Restriction



mach - Multiply Accumulate High

Restriction : Accumulator is an implicit source and thus cannot be an explicit source operand.

Restriction : AccWrEn is required. The accumulator is an implicit destination and thus cannot be an explicit destination operand.

Syntax

```
[(pred)] mach[.cmod] (exec_size) reg reg reg [(pred)] mach[.cmod] (exec_size) reg  
reg imm32
```

Pseudocode

Evaluate(WrEn);

```
for ( n = 0; n < exec_size; n++ ) { acc.chan[n][63:0] = (src0.chan[n][31:16] *  
src1.chan[n][31:0]) << 16 + acc.chan[n][63:0]; if ( WrEn.chan[n] ) {  
dst.chan[n][31:0] = acc.chan[n][63:32]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	Y

Src Types	Dst Types
D	D
UD	UD

DWord	Bit	Description
0..3	127:64	RegSource Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Move

mov - Move			
Project:	HSW		
Source:	EuIIsa		
Length Bias:	4		
The mov instruction moves the components in src0 into the channels of dst. If src0 and dst are of different types, format conversion is performed. If src0 is a scalar immediate, the immediate value is loaded into enabled channels of dst.			
A mov with the same source and destination type, no source modifier, and no saturation is a raw move. A packed byte destination region (B or UB type with HorzStride == 1 and ExecSize > 1) can only be written using raw move.			
When denorm mode is flush to zero, a raw mov instruction with saturation modifier will not flush the denorm input or output to zero (Denorm is preserved).			
Format:	[(pred)] mov[.cmod] (exec_size) dst src0		
Programming Notes			Project
A mov instruction with a source modifier always copies a denorm source value to a denorm destination value (in the manner of a raw move).			HSW
There is no direct conversion from B/UB to DF or DF to B/UB. Use two instructions and a word or DWord intermediate type.			HSW
Restriction			
Restriction : Raw move is not supported for Float values in ALT mode if any values are infinities or NaNs.			
Restriction : An accumulator can be a source or destination operand but not both.			
Syntax			Project
[(pred)] mov[.cmod] (exec_size) reg reg [(pred)] mov[.cmod] (exec_size) reg imm32			HSW
Pseudocode			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = src0.chan[n]; } }			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types	Project	



mov - Move

*B,*W,*D	*B,*W,*D	
*B,*W,*D	F	
F	*B,*W,*D	
F	F	
*W,*D	DF	HSW
F	DF	HSW
DF	*W,*D	HSW
DF	F	HSW
DF	DF	HSW

DWord	Bit	Description				
0..3	127:64	RegSource <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">([Operand Controls][Src0.RegFile]!='IMM')</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">EU_INSTRUCTION_SOURCES_REG</td></tr> </table>	Exists If:	([Operand Controls][Src0.RegFile]!='IMM')	Format:	EU_INSTRUCTION_SOURCES_REG
Exists If:	([Operand Controls][Src0.RegFile]!='IMM')					
Format:	EU_INSTRUCTION_SOURCES_REG					
127:64	ImmSource <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Exists If:</td><td style="padding: 2px;">([Operand Controls][Src0.RegFile]=='IMM')</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">EU_INSTRUCTION_SOURCES_IMM32</td></tr> </table>	Exists If:	([Operand Controls][Src0.RegFile]=='IMM')	Format:	EU_INSTRUCTION_SOURCES_IMM32	
Exists If:	([Operand Controls][Src0.RegFile]=='IMM')					
Format:	EU_INSTRUCTION_SOURCES_IMM32					
63:32	Operand Controls <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">EU_INSTRUCTION_OPERAND_CONTROLS</td></tr> </table>	Format:	EU_INSTRUCTION_OPERAND_CONTROLS			
Format:	EU_INSTRUCTION_OPERAND_CONTROLS					
31:0	Header <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">EU_INSTRUCTION_HEADER</td></tr> </table>	Format:	EU_INSTRUCTION_HEADER			
Format:	EU_INSTRUCTION_HEADER					



Extended Math Function

math - Extended Math Function																	
Project:	HSW																
Source:	EuIIsa																
Length Bias:	4																
The math instruction performs extended math function on the components in src0, or src0 and src1, and write the output to the channels of dst. The type of extended math function are based on the FC[3:0] encoding in the table below.																	
Format:	<code>[(pred)] math (exec_size) dst src0 src1 <FC></code>																
<table border="1"><thead><tr><th>Restriction</th><th>Project</th></tr></thead><tbody><tr><td>Restriction : Accumulator access is allowed only for ieee macro functions.</td><td></td></tr><tr><td>Restriction : The math instruction does not support indirect addressing modes.</td><td></td></tr><tr><td>Restriction : The only supported rounding mode for math instruction is Round to Nearest Even.</td><td></td></tr><tr><td>Restriction : INT DIV function does not support SIMD16.</td><td></td></tr><tr><td>Restriction : The FDIV function is not supported in ALT_MODE.</td><td></td></tr><tr><td>Restriction : The math instruction must use GRF registers as source(s) and destination.</td><td>HSW</td></tr><tr><td>Restriction : The supported regioning mode for math instruction is align1 with the following restrictions: Scalar source is supported. Source and destination horizontal stride must be 1. Width must be the same as execution size. Source and destination offset must be the same, except the case of scalar source.</td><td>HSW</td></tr></tbody></table>		Restriction	Project	Restriction : Accumulator access is allowed only for ieee macro functions.		Restriction : The math instruction does not support indirect addressing modes.		Restriction : The only supported rounding mode for math instruction is Round to Nearest Even.		Restriction : INT DIV function does not support SIMD16.		Restriction : The FDIV function is not supported in ALT_MODE.		Restriction : The math instruction must use GRF registers as source(s) and destination.	HSW	Restriction : The supported regioning mode for math instruction is align1 with the following restrictions: Scalar source is supported. Source and destination horizontal stride must be 1. Width must be the same as execution size. Source and destination offset must be the same, except the case of scalar source.	HSW
Restriction	Project																
Restriction : Accumulator access is allowed only for ieee macro functions.																	
Restriction : The math instruction does not support indirect addressing modes.																	
Restriction : The only supported rounding mode for math instruction is Round to Nearest Even.																	
Restriction : INT DIV function does not support SIMD16.																	
Restriction : The FDIV function is not supported in ALT_MODE.																	
Restriction : The math instruction must use GRF registers as source(s) and destination.	HSW																
Restriction : The supported regioning mode for math instruction is align1 with the following restrictions: Scalar source is supported. Source and destination horizontal stride must be 1. Width must be the same as execution size. Source and destination offset must be the same, except the case of scalar source.	HSW																
Syntax																	
<code>[(pred)] math (exec_size) reg reg reg imm4</code>																	
Pseudocode																	
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.channel[n] == 1) { switch FC[3:0] { case 1h: dst.channel[n] = rcp(src0.channel[n]); case 2h: dst.channel[n] = log(src0.channel[n]); case 3h: dst.channel[n] = exp(src0.channel[n]); case 4h: dst.channel[n] = sgrt(src0.channel[n]);</pre>																	



math - Extended Math Function

```

        case 5h:
            dst.channel[n] = rsq(src0.channel[n]);
        case 6h:
            dst.channel[n] = sin(src0.channel[n]);
        case 7h:
            dst.channel[n] = cos(src0.channel[n]);
        case 9h: // src0 / src1
            dst.channel[n] = fdiv(src0.channel[n], src1.channel[n]);
        case Ah:
            dst.channel[n] = pow(src0.channel[n], src1/channel[n]);
        case Bh: // src0 / src1
            idiv(src0.channel[n], src1.channel[n]);
            dst.channel[n] = quotient;
            dst+1.channel[n] = remainder;
        case Ch:
            idiv(src0.channel[n], src1.channel[n]);
            dst.channel[n] = quotient;
        case Dh:
            idiv(src0.channel[n], src1.channel[n]);
            dst.channel[n] = remainder;
    }
}
}

```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	Y	N

Src Types	Dst Types
F	F
D	D
UD	UD

DWord	Bit	Description
0..3	127:64	RegSource Format: EU_INSTRUCTION_SOURCES_REG_REG
	63:32	Operand Control Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	Controls B Format: EU_INSTRUCTION_CONTROLS_B
	27:24	Function Control (FC) Format: FC
	23:8	Controls A Format: EU_INSTRUCTION_CONTROLS_A
	7	Reserved Format: MBZ



math - Extended Math Function

	6:0	Opcode	
		Format:	EU_OPCODE



Sum of Absolute Difference 2

sad2 - Sum of Absolute Difference 2			
Project:	HSW		
Source:	EuIsa		
Length Bias:	4		
<p>The sad2 instruction takes source data channels from src0 and src1 in groups of 2-tuples. For each 2-tuple, it computes the sum-of-absolute-difference (SAD) between src0 and src1 and stores the scalar result in the first channel of the 2-tuple in dst.</p> <p>The results are also stored in the accumulator register. The destination operand and the accumulator maintain 16 bits per channel precision.</p> <p>The destination register must be aligned to even word (DWord). The even words in the destination region will contain the correct data. The odd words are also written but with undefined values.</p>			
<p>Format: [(pred)] sad2[.cmod] (exec_size) dst src0 src1</p>			
<p>Restriction</p> <p>Restriction : Source operands cannot be accumulators.</p> <p>Restriction : The execution size cannot be 1 as the computation requires at least two data channels.</p>			
<p>Syntax</p> <p>[(pred)] sad2[.cmod] (exec_size) reg reg reg [(pred)] sad2[.cmod] (exec_size) reg reg imm32</p>			
<p>Pseudocode</p> <pre>Evaluate(WrEn); for (n = 0; n < exec_size; n += 2) { if (WrEn.chan[n]) { dst.chan[n] = abs(src0.chan[n] - src1.chan[n]) + abs(src0.chan[n+1] - src1.chan[n+1]); } }</pre>			
Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y
Src Types	Dst Types		
B,UB	W,UW		
DWord	Bit	Description	
0..3	127:64	RegSource	
		Exists If:	([RegSource][Src1.RegFile]!='IMM')
		Format:	EU_INSTRUCTION_SOURCES_REG_REG



sad2 - Sum of Absolute Difference 2

	127:64	ImmSource
		Exists If: ([ImmSource][Src1.RegFile]=='IMM')
		Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Round to Zero

rndz - Round to Zero					
Project:	HSW				
Source:	EuIsa				
Length Bias:	4				
The rndz instruction takes component-wise floating point round-to-zero operation of src0 with results in two pieces - a downward rounded integral float results stored in dst and the round-to-zero increments stored in the rounding increment bits. The round-to-zero increment must be added to the results in dst to create the final round-to-zero values to emulate the round-to-zero operation, commonly known as the truncated() function. The final results are the one of the two closest integral float values to the input values that is nearer to zero.					
Format: [(pred)] rndz[.cmod] (exec_size) dst src0					
<table border="1"><thead><tr><th>Restriction</th><th>Project</th></tr></thead><tbody><tr><td>Restriction : No accumulator access, implicit or explicit.</td><td>HSW</td></tr></tbody></table>		Restriction	Project	Restriction : No accumulator access, implicit or explicit.	HSW
Restriction	Project				
Restriction : No accumulator access, implicit or explicit.	HSW				
Syntax [(pred)] rndz[.cmod] (exec_size) reg reg [(pred)] rndz[.cmod] (exec_size) reg imm32					
Pseudocode <pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = floor(src0.chan[n]); if (abs(src0.chan[n]) < abs(dst.chan[n])) { dst.chan[n] = floor(src0.chan[n]) + 1; } else { dst.chan[n] = floor(src0.chan[n]); } } }</pre>					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	Y	Y	Y		
Src Types	Dst Types				
F	F				
DWord	Bit	Description			
0..3	127:64	RegSource			
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')		
	127:64	EU_INSTRUCTION_SOURCES_REG			
		Format:	EU_INSTRUCTION_SOURCES_REG		
	127:64	ImmSource			
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')		



rndz - Round to Zero

		Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Select

sel - Select	
Project:	HSW
Source:	EuIsa
Length Bias:	4
Description	Project
<p>The sel instruction selectively moves the components in src0 or src1 into the channels of dst based on the predication. On a channel by channel basis, if the channel condition is true, data in src0 is moved into dst. Otherwise, data in src1 is moved into dst.</p> <p>As the predication is used to select the two sources, it is not included in the evaluation of WrEn. The predicate clause is mandatory if cmode is omitted/0000b. If both predication and the conditional modifier are omitted, the results are undefined.</p> <p>If the conditional modifier is specified (not 0000b, a compare is performed and the resulting condition flag is used for the sel instruction. Conditional modifiers .ge and .l follow the cmpn rules, and all other conditional modifiers follow the cmp rules. Predication is not allowed in this mode.</p> <p>A sel instruction with cmode .l is used to emulate a MIN instruction.</p> <p>A sel instruction with cmode .ge is used to emulate a MAX instruction.</p> <p>For a sel instruction with a .l or .ge conditional modifier, if one source is NaN and the other not NaN, the non-NaN source is the result. If both sources are NaNs, the result is NaN. For all other conditional modifiers, if either source is NaN then src1 is selected.</p> <p>A sel instruction without a conditional modifier always copies a denorm source value to a denorm destination value (in the manner of a raw move).</p> <p>The sel instruction uses any conditional modifier internally and does not update the flag register if a conditional modifier is used.</p>	
A sel instruction with a conditional modifier flushes any selected denorm source value to a zero destination value.	HSW
Format: (pred) sel[.cmode] (exec_size) dst src0 src1	
Restriction	Project
Restriction : The maximum execution size is 16. SIMD32 is not supported.	HSW
Syntax	



sel - Select

```
(pred) sel[.cmod] (exec_size) reg reg reg (pred) sel[.cmod] (exec_size) reg reg imm32
```

Pseudocode

```
Evaluate(WrEn, NoPMask); if (cmod == "0000") { // no CMod Evaluate(PMask); for (n = 0; n < exec_size; n++) { if ( WrEn.chan[n] ) { if ( PMask.channel[n] ) { dst.chan[n] = src0.chan[n]; } else { dst.chan[n] = src1.chan[n]; } } } } else { // with CMod Evaluate(CMod); for ( n = 0; n < exec_size; n++ ) { if ( WrEn.chan[n] ) { if ( CMod.chan[n] ) { dst.chan[n] = src0.chan[n]; } else { dst.chan[n] = src1.chan[n]; } } } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types	Project
*B,*W*D	*B,*W,*D	
F	F	
DF	DF	HSW

DWord	Bit	Description
0..3	127:64	RegSource Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header Format: EU_INSTRUCTION_HEADER



Sum of Absolute Difference Accumulate 2

sada2 - Sum of Absolute Difference Accumulate 2

Project: HSW
Source: EuIsa
Length Bias: 4

The sada2 instruction takes source data channels from src0 and src1 in groups of 2-tuples. For each 2-tuple, it computes the sum-of-absolute-difference (SAD) between src0 and src1, adds the intermediate result with the accumulator value corresponding to the first channel, and stores the scalar result in the first channel of the 2-tuple in dst.

The destination operand and the accumulator maintain 16 bits per channel precision. Higher precision (guide bits) stored in the accumulator allows up to 64 rounds of sada2 instructions to be issued back to back without overflowing the accumulator.

The destination register must be aligned to even word (DWord). The even words in the destination region will contain the correct data. The odd words are also written but with undefined values.

Format:
[(pred)] sada2[.cmod] (exec_size) dst src0 src1

Restriction

Restriction : Source operands cannot be accumulators.

Restriction : The execution size cannot be 1 as the computation requires at least two data channels.

Syntax

[(pred)] sada2[.cmod] (exec_size) reg reg reg [(pred)] sada2[.cmod] (exec_size)
reg reg imm32

Pseudocode

```
Evaluate(WrEn); for ( n = 0; n < exec_size; n += 2 ) { uwTmp = abs(src0.chan[n] -  
src1.chan[n]) + abs(src0.chan[n+1] - src1.chan[n+1]); if ( WrEn.chan[n] ) {  
dst.chan[n] = uwTmp + acc[n]; } }
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	Y

Src Types	Dst Types
B,UB	W,UW

DWord	Bit	Description
0..3	127:64	RegSource



sada2 - Sum of Absolute Difference Accumulate 2

		Exists If: ([RegSource][Src1.RegFile]!='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_REG
127:64	ImmSource	Exists If: ([ImmSource][Src1.RegFile]=='IMM')	
		Format:	EU_INSTRUCTION_SOURCES_REG_IMM
63:32	Operand Controls	Format:	EU_INSTRUCTION_OPERAND_CONTROLS
31:0	Header	Format:	EU_INSTRUCTION_HEADER



Round Up

rndu - Round Up					
Project:	HSW				
Source:	EuIsa				
Length Bias:	4				
The rndu instruction takes component-wise floating point upward rounding (to the integral float number closer to positive infinity) of src0, commonly known as the ceiling() function.					
Each result follows the rules in the following tables based on the floating-point mode.					
Format:	[(pred)] rndu[.cmod] (exec_size) dst src0				
Restriction		Project			
Restriction : No accumulator access, implicit or explicit.		HSW			
Syntax					
[(pred)] rndu[.cmod] (exec_size) reg reg [(pred)] rndu[.cmod] (exec_size) reg imm32					
Pseudocode					
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { if (src0.chan[n] - floor(src0.chan[n]) > 0.0f) { dst.chan[n] = floor(src0.chan[n]) + 1; } else { dst.chan[n] = src0.chan[n]; } } }					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	Y	Y	Y		
Src Types	Dst Types				
F	F				
DWord	Bit	Description			
0..3	127:64	RegSource			
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')		
	127:64	Format: EU_INSTRUCTION_SOURCES_REG			
		ImmSource			
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')		
		Format:	EU_INSTRUCTION_SOURCES_IMM32		



rndu - Round Up

	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Return

ret - Return				
Project:	HSW			
Source:	EuIIsa			
Length Bias:	4			
Description	Project			
Return execution to the code sequence that called a subroutine.	HSW			
The ret instruction can be predicated or non-predicated. If non-predicated, all channels jump to the return IP in the first channel of src0 and restore CallMask from the second channel of src0. If predicated, the enabled channels jump to the return IP from the first channel of src0 and the corresponding bits in the CallMask are cleared to zero; if all CallMask bits are zero after the ret instruction, then execution jumps to the return IP from the first channel of src0.				
When SPF is on, the predication control must be scalar.				
Format: [(pred)] ret (exec_size) null src0				
Restriction	Project			
Restriction : This instruction cannot take accumulator as source.				
Restriction : The src0 regioning control must be <2;2,1>,				
Restriction : The execution size must be 2.	DevHSW+			
Syntax				
[(pred)] ret (exec_size) null reg				
Pseudocode	Project			
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { PcIP[n] = src0.chan[0]; CallMask[n] = 0; } else { PcIP[n] = IP + 1; } } for (n = exec_size; n < 32; n++) { PcIP[n] = IP + 1; } if (CallMask[n:0] == 0) { // all channels are zero Jump(src0.chan[0]); CallMask = src0.chan[1]; }	HSW			
Predication	Conditional Modifier	Saturation	Source Modifier	
Y	N	N	N	
Src Types				
D,UD				
DWord	Bit	Description		



ret - Return

0..3	127:64	RegSource
		Exists If: ([Operand Controls][Src0.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource
		Exists If: ([Operand Controls][Src0.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls
	31:0	Header Format: EU_INSTRUCTION_HEADER



Plane

pln - Plane	
Project:	HSW
Source:	EuIsa
Length Bias:	4
The pln instruction computes a component-wise plane equation ($w = p*u + q*v + r$ where $u/v/w$ are vectors and $p/q/r$ are scalars) of src0 and src1 and stores the results in dst. src1 is the input vector u.	
src0 provides input scalars p, q, and r, where p is the scalar value based on the region description of src0 and q and r are the scalar values implied from the src0 region. Specifically, q is the second component and r is the fourth component of the 4-tuple (128-bit aligned) that p belongs to.	
Format:	<code>[(pred)] pln[.cmod] (exec_size) dst src0 src1</code>
Restriction	
Restriction : This is a specialized instruction that only supports an execution size (ExecSize) of 8 or 16.	
Restriction : The src0 region must be a replicated scalar (with HorzStride == VertStride == 0).	
Restriction : src0 must specify .0 or .4 as the subregister number, corresponding to a subregister byte offset of 0 or 16.	
Restriction : Source operands cannot be accumulators.	
Project	
HSW	
Syntax	
<code>[(pred)] pln[.cmod] (exec_size) reg reg reg</code>	
Pseudocode	
<pre>Evaluate(WrEn); for (n = 0; n < exec_size; n++) { float dwP = src0.RegNum.SubRegNum[bits4:2]; // A DWord-aligned scalar. float dwQ = src0.RegNum.(SubRegNum[bit4:2] 0x1); // Second component. float dwR = src0.RegNum.(SubRegNum[bit4:2] 0x3); // Fourth component. if (ExecSize == 8) { u = src1.RegNum v = src1.(RegNum + 1) } else { if (n < 8) { u = src1.RegNum v = src1.(RegNum + 1) } else { u = src1.(RegNum + 2) v = src1.(RegNum + 3) } } if (WrEn.chan[n]) {</pre>	



pln - Plane

```
    dst.chan[n] = dwP * u.chan[n] + dwQ * v.chan[n] + dwR;  
}
```

Predication	Conditional Modifier	Saturation	Source Modifier
Y	Y	Y	N

Src Types	Dst Types
F	F

DWord	Bit	Description
0..3	127:64	RegSource
		Exists If: ([RegSource][Src1.RegFile]!='IMM') Format: EU_INSTRUCTION_SOURCES_REG_REG
	127:64	ImmSource
		Exists If: ([ImmSource][Src1.RegFile]=='IMM') Format: EU_INSTRUCTION_SOURCES_REG_IMM
	63:32	Operand Controls
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Round to Nearest or Even

rnd - Round to Nearest or Even					
Project:	HSW				
Source:	EuIa				
Length Bias:	4				
<p>The rnd instruction takes component-wise floating point round-to-even operation of src0 with results in two pieces - a downward rounded integral float results stored in dst and the round-to-even increments stored in the rounding increment bits. The round-to-even increment must be added to the results in dst to create the final round-to-even values to emulate the round-to-even operation, commonly known as the round() function. The final results are the one of the two integral float values that is nearer to the input values. If the neither possibility is nearer, the even alternative is chosen.</p>					
<p>Each result follows the rules in the following tables based on the floating-point mode.</p>					
<p>Format: [(pred)] rnd[.cmod] (exec_size) dst src0</p>					
Restriction		Project			
Restriction : No accumulator access, implicit or explicit.		HSW			
Syntax					
[(pred)] rnd[.cmod] (exec_size) reg reg [(pred)] rnd[.cmod] (exec_size) reg imm32					
Pseudocode					
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { if (src0.chan[n] - floor(src0.chan[n]) > 0.5f) { dst.chan[n] = floor(src0.chan[n]) + 1; } else if (src0.chan[n] - floor(src0.chan[n]) < 0.5f) { dst.chan[n] = floor(src0.chan[n]); } else { if (floor(src0.chan[n]) is odd) { dst.chan[n] = floor(src0.chan[n]) + 1; } else { dst.chan[n] = floor(src0.chan[n]); } } } }					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	Y	Y	Y		
Src Types	Dst Types				
F	F				
DWord	Bit	Description			
0..3	127:64	RegSource Exists If: ([Operand Controls][Src0.RegFile]!='IMM')			



rnde - Round to Nearest or Even

		Format: EU_INSTRUCTION_SOURCES_REG
	127:64	ImmSource
		Exists If: ([Operand Controls][Src0.RegFile]=='IMM')
		Format: EU_INSTRUCTION_SOURCES_IMM32
	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Round Down

rndd - Round Down					
Project:	HSW				
Source:	EuIsa				
Length Bias:	4				
The rndd instruction takes component-wise floating point downward rounding (to the integral float number closer to negative infinity) of src0 and storing the rounded integral float results in dst. This is commonly referred to as the floor() function.					
Each result follows the rules in the following tables based on the floating-point mode.					
Format: [(pred)] rndd[.cmod] (exec_size) dst src0					
Restriction		Project			
Restriction : No accumulator access, implicit or explicit.		HSW			
Syntax					
[(pred)] rndd[.cmod] (exec_size) reg reg [(pred)] rndd[.cmod] (exec_size) reg imm32					
Pseudocode					
Evaluate(WrEn); for (n = 0; n < exec_size; n++) { if (WrEn.chan[n]) { dst.chan[n] = floor(src0.chan[n]); } }					
Predication	Conditional Modifier	Saturation	Source Modifier		
Y	Y	Y	Y		
Src Types	Dst Types				
F	F				
DWord	Bit	Description			
0..3	127:64	RegSource			
		Exists If:	([Operand Controls][Src0.RegFile]!='IMM')		
	127:64	Format:	EU_INSTRUCTION_SOURCES_REG		
		ImmSource			
		Exists If:	([Operand Controls][Src0.RegFile]=='IMM')		
		Format:	EU_INSTRUCTION_SOURCES_IMM32		



rndd - Round Down

	63:32	Operand Controls
		Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:0	Header
		Format: EU_INSTRUCTION_HEADER



Reserved Instruction9

Reserved Instruction9		
DWord	Bit	Description
0	31:29	Opcode 0 Format: <input type="text"/> Opcode
	28:23	Opcode 1 Format: <input type="text"/> Opcode
	31:0	Reserved Format: <input type="text"/> U32
0..n	31:0	Unknown Bitfield



MI_NOOP

MI_NOOP											
DWord	Bit	Description									
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode									
	28:23	MI Command Opcode Default Value: 00h MI_NOOP Format: OpCode									
	22	Identification Number Register Write Enable Format: Enable This field enables the value in the Identification Number field to be written into the MI NOPID register. If disabled, that register is unmodified - making this command an effective "no operation" function. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td></td><td>Write to the NOP_ID Register</td></tr><tr><td>0</td><td></td><td>Do not write the NOP_ID register</td></tr></tbody></table>	Value	Name	Description	1		Write to the NOP_ID Register	0		Do not write the NOP_ID register
Value	Name	Description									
1		Write to the NOP_ID Register									
0		Do not write the NOP_ID register									
	21:0	Identification Number Project: All Format: U22 This field contains a 22-bit number which can be written to the MI NOPID register.									



Send Message

send - Send Message	
Project:	HSW
Source:	EuIIsa
Length Bias:	4
Description	Project
Send a message stored in GRF starting at <src> to a shared function identified by <ex_desc> along with control from <desc> with a GRF writeback location at <dest>.	HSW
The send instruction performs data communication between a thread and external function units, including shared functions (Sampler, Data Port Read, Data Port Write, URB, and Message Gateway) and some fixed functions (e.g. Thread Spawner, who also have an unique Shared Function ID). The send instruction adds an entry to the EU's message request queue. The request message is stored in a block of contiguous GRF registers. The response message, if present, will be returned to a block of contiguous GRF registers. The return GRF writes may be in any order depending on the external function units. <src> is the lead GRF register for request. <dest> is the lead GRF register for response. The message descriptor field <desc> contains the Message Length (the number of consecutive GRF registers) and the Response Length (the number of consecutive GRF registers). It also contains the header present bit, and the function control signals. The extend mesage descriptor field <ex_desc> contains the target function ID. WrEn is forwarded to the target function in the message sideband.	HSW
The send instruction is the only way to terminate a thread. When the EOT (End of Thread) bit of <ex_desc> is set, it indicates the end of thread to the EU, the Thread Dispatcher and, in most cases, the parent fixed function. Message descriptor field <desc> can be a 32-bit immediate, imm32, or a 32-bit scalar register, <reg32a>. GEN restricts that the 32-bit scalar register <reg32a> must be the leading dword of the address register. It should be in the form of a0.0<0;1,0>:ud. When <desc> is a register operand, only the lower 29 bits of <reg32a> are used.	HSW
<ex_desc> is a 6-bit immediate, imm6. The lower 4bits of the <ex_desc> specifies the SFID for the message. The MSb of the message descriptor, the EOT field, always comes from bit 127 of the instruction word, which is the MSb of imm6. A thread must terminate with a send instruction with EOT turned on.	HSW
<src> is a 256-bit aligned GRF register. It serves as the leading GRF register of the request.	HSW
<dest> serves for two purposes: to provide the leading GRF register location for the response message if present, and to provide parameters to form the channel enable sideband signals. <dest> signals whether there is a response to the message request. It can be either a null register, a direct-addressed GRF register or a register-indirect GRF register. Otherwise, hardware behavior is undefined. If <dest> is null, there is no response to the request. Meanwhile, the Response Length field in <desc> must be 0. Certain types of message requests, such as memory write (store) through the Data Port, do not want response data from the function unit. If so, the posted destination operand can be null. If <dest> is a GRF register, the register number is forwarded to the shared function. In this case, the	HSW



send - Send Message

target function unit must send one or more response message phases back to the requesting thread. The number of response message phases must match the Response Length field in <desc>, which of course cannot be zero. For some cases, it could be an empty return message. An empty return message is defined as a single phase message with all channel enables turned off.

The subregister number, horizontal stride, destination mask and type fields of <dest> are always valid and are used in part to generate on the WrEn. This is true even if <dest> is a null register (this is an exception for null as for most cases these fields are ignored by hardware).

The 16-bit channel enables of the message sideband are formed based on the WrEn. Interpretation of the channel enable sideband signals is subject to the target external function. In general for a 'send' instruction with return messages, they are used as the destination dword write mask for the GRF registers starting at <dest>. For a message that has multiple return phases, the same set of channel enable signals applies to all the return phases.

Thread managed memory coherency: A special usage of using non-null <dest> is to support write-commit signaling for memory write service by the Data Port Write unit. If <post_dest> is not null for a memory write request, the Data Port along with the Data Cache or Render Cache will wait until all the posted writes for the request have reached the coherent domain before sending back to the requesting thread an empty message to <dest> register. A memory write reaching the coherent domain, also referred to as reaching the global observable state, means that subsequent read to the same memory location, no matter which thread issues the read, must return the data of the write.

The destination dependency control, {NoDDCir}, can be used in this instruction. This allows software to control the destination dependencies for multiple 'read'-type messages similar to that for multiple instructions using EU execution pipeline. As send does not check register dependencies for the post destination, {NoDDChk} should not be used for this instruction.

Restriction	Project
<p>Restriction : Software must obey the following rules in signaling the end of thread using the send instruction:</p> <p>The posted destination operand must be null.</p> <p>No acknowledgement is allowed for the send instruction that signifies the end of thread. This is to avoid deadlock as the EU is expecting to free up the terminated thread's resource.</p> <p>A thread must terminate with a send instruction with message to a shared function on the output message bus; therefore, it cannot terminate with a send instruction with message to the following shared functions: Sampler unit, NULL function</p> <p>For example, a thread may terminate with a URB write message or a render cache write message. A root thread originated from the media (generic) pipeline must terminate with a send instruction with message to the Thread Spawner unit. A child thread should also terminate with a send to TS. Please refer to the Media Chapter for more detailed description.</p> <p>The send instruction can not update accumulator registers.</p> <p>Saturate is not supported for send instruction.</p> <p>ThreadCtrl are not supported for send instruction.</p> <p>The send with EOT should use register space R112-R127 for <src>. This is to enable loading of a new thread into the same slot while the message with EOT for current thread is pending dispatch</p>	HSW

Predication	Conditional Modifier	Saturation	Source Modifier
Y	N	N	N



DWord	Bit	Description	
0..3	127:96	Message	Format: EU_INSTRUCTION_OPERAND_SEND_MSG
	95:89	Flags	Format: EU_INSTRUCTION_FLAGS
	88:64	Source 0	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align16')
			Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN16
	88:64	Source 0	Exists If: (Structure[EU_INSTRUCTION_CONTROLS_A][AccessMode]=='Align1')
			Format: EU_INSTRUCTION_OPERAND_SRC_REG_ALIGN1
	63:32	Operand Control	Format: EU_INSTRUCTION_OPERAND_CONTROLS
	31:28	Controls B	Format: EU_INSTRUCTION_CONTROLS_B
	27:24	Shared Function ID (SFID)	Format: SFID
	23:8	Controls A	Format: EU_INSTRUCTION_CONTROLS_A
	7	Reserved	Format: MBZ
	6:0	Opcode	Format: EU_OPCODE



MI_SET_PREDICATE

MI_SET_PREDICATE		
Project:	HSW	
Source:	RenderCS	
Length Bias:	1	
Description		Project
This command sets the Predication Check for the subsequent commands in the command buffer except for MI_SET_PREDICATE itself. Render Command Streamer NOOPs the following commands based on the PREDICATE_ENABLE from MI_SET_PREDICATE, MI_SET_PREDICATE_RESULT and MI_SET_PREDICATE_RESULT_2 status. Resource Streamer doesn't take any action of parsing MI_SET_PREDICATE, this command is similar to any other command which is not meant for resource streamer.		
Executing MI_SET_PREDICATE command sets PREDICATE_ENABLE bits in INSTPM register, INSTPM register gets render context save restored.		HSW
Programming Notes		Project
<ul style="list-style-type: none">MI_SET_PREDICATE predication scope must be confined within a Batch Buffer to set of commands.MI_SET_PREDICATE with Predicate Enable Must always have a corresponding MI_SET_PREDICATE with Predicate Disable within the same Batch Buffer.MI_ARB_CHK command must be programmed outside the Predication Scope of MI_SET_PREDICATE.MI_SET_PREDICATE Predication Scope must not involve any RC6 triggering events.		
The following command(s) can be disabled by the MI_SET_PREDICATE command: 3DSTATE_URB_VS 3DSTATE_URB_HS 3DSTATE_URB_DS 3DSTATE_URB_GS 3DSTATE_PUSH_CONSTANT_ALLOC_VS 3DSTATE_PUSH_CONSTANT_ALLOC_HS 3DSTATE_PUSH_CONSTANT_ALLOC_DS 3DSTATE_PUSH_CONSTANT_ALLOC_GS 3DSTATE_PUSH_CONSTANT_ALLOC_PS MI_LOAD_REGISTER_IMM MEDIA_VFE_STATE MEDIA_OBJECT MEDIA_OBJECT_WALKER MEDIA_INTERFACE_DESCRIPTOR_LOAD		HSW
DWord	Bit	Description



MI_SET_PREDICATE

0	31:29	Command Type																						
		<table border="1"> <tr> <td>Default Value:</td><td>0h MI_COMMAND</td></tr> <tr> <td>Format:</td><td>OpCode</td></tr> </table>	Default Value:	0h MI_COMMAND	Format:	OpCode																		
Default Value:	0h MI_COMMAND																							
Format:	OpCode																							
28:23	MI Command Opcode																							
	<table border="1"> <tr> <td>Default Value:</td><td>01h MI_SET_PREDICATE</td></tr> <tr> <td>Format:</td><td>OpCode</td></tr> </table>	Default Value:	01h MI_SET_PREDICATE	Format:	OpCode																			
Default Value:	01h MI_SET_PREDICATE																							
Format:	OpCode																							
22:4	Reserved																							
	<table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW+	Format:	MBZ																			
Project:	DevHSW+																							
Format:	MBZ																							
3:2	Reserved																							
	<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ																			
Project:	HSW																							
Format:	MBZ																							
1:0	PREDICATE ENABLE																							
	<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table>	Project:	HSW	Format:	Enable																			
Project:	HSW																							
Format:	Enable																							
<p>This field sets the predication logic in render command streamer when parsed. Predicate Disable is the default mode of operation.</p>																								
<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>6h</td><td>[Default]</td><td></td><td></td></tr> <tr> <td>0h</td><td>Predicate Always</td><td>Following Commands will be NOOPED by RCS unconditionally.</td><td>DevHSW+</td></tr> <tr> <td>1h</td><td>Predicate on Clear</td><td>Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.</td><td>DevHSW+</td></tr> <tr> <td>2h</td><td>Predicate on Set</td><td>Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.</td><td>DevHSW+</td></tr> <tr> <td>3h</td><td>Predicate Disable</td><td>Predication is Disabled and RCS will process commands as usual.</td><td>DevHSW+</td></tr> </tbody> </table>	Value	Name	Description	Project	6h	[Default]			0h	Predicate Always	Following Commands will be NOOPED by RCS unconditionally.	DevHSW+	1h	Predicate on Clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.	DevHSW+	2h	Predicate on Set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.	DevHSW+	3h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.	DevHSW+
Value	Name	Description	Project																					
6h	[Default]																							
0h	Predicate Always	Following Commands will be NOOPED by RCS unconditionally.	DevHSW+																					
1h	Predicate on Clear	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is clear.	DevHSW+																					
2h	Predicate on Set	Following Commands will be NOOPED by RCS only if the MI_PREDICATE_RESULT_2 is set.	DevHSW+																					
3h	Predicate Disable	Predication is Disabled and RCS will process commands as usual.	DevHSW+																					



MI_USER_INTERRUPT

MI_USER_INTERRUPT			
DWord	Bit	Description	
0	31:29	Command Type	Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode	Default Value: 02h MI_USER_INTERRUPT
	22:0	Reserved	Project: All Format: MBZ



MI_USER_INTERRUPT

MI_USER_INTERRUPT		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 02h MI_USER_INTERRUPT Format: OpCode
	22:0	Reserved Project: All Format: MBZ



MI_USER_INTERRUPT

MI_USER_INTERRUPT		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 02h MI_USER_INTERRUPT Format: OpCode
	22:0	Reserved Format: MBZ



MI_USER_INTERRUPT

MI_USER_INTERRUPT		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 02h MI_USER_INTERRUPT Format: OpCode
	22:0	Reserved Format: MBZ



MI_WAIT_FOR_EVENT

MI_WAIT_FOR_EVENT		
Project:	HSW	
Source:	RenderCS	
Length Bias:	1	
Description	Project	
<p>The MI_WAIT_FOR_EVENT command is used to pause command stream processing of this pipe only until a specific event occurs or while a specific condition exists. See Wait Events/Conditions, Device Programming Interface in <i>MI Functions</i>. Only one event/condition can be specified. Specifying multiple events is UNDEFINED.</p> <p>Once parsed, the parser will halt (and suspend command arbitration) until the event/condition occurs. Note that if a specified condition does not exist (the condition code is inactive) at the time the parser executes this command, the parser proceeds, treating this command as a no-operation.</p> <p>If CSunit is waiting for V-blank or flip done, HW can go into RC1/RC6 state.</p> <p>MI_NOOP setting NOP register (or any other benign command) must be set after MI_WAIT_FOR_EVENT under the following conditions:</p> <ul style="list-style-type: none">• Back-to-back MI_WAIT_FOR_EVENT commands• MI_WAIT_FOR_EVENT is the last command before head = tail		
<p>Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD_REGISTER_IMMEDIATE command.</p>	HSW	
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	MI Command Opcode
		Default Value: 03h MI_WAIT_FOR_EVENT
		Format: OpCode
	22	Display Pipe C Horizontal Blank Wait Enable
		Project: HSW



MI_WAIT_FOR_EVENT

		<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This field enables a wait until the start of next Display Pipe C Horizontal Blank event occurs. This event is described as the start of the next Display C Horizontal blank period. Note that this can cause a wait for up to a line.</td></tr></table>	Format:	Enable	This field enables a wait until the start of next Display Pipe C Horizontal Blank event occurs. This event is described as the start of the next Display C Horizontal blank period. Note that this can cause a wait for up to a line.													
Format:	Enable																	
This field enables a wait until the start of next Display Pipe C Horizontal Blank event occurs. This event is described as the start of the next Display C Horizontal blank period. Note that this can cause a wait for up to a line.																		
21	Display Pipe C Vertical Blank Wait Enable	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is described as the start of the next Display C vertical blank period. Note that this can cause a wait for up to an entire refresh period.</td></tr></table>	Project:	HSW	Format:	Enable	This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is described as the start of the next Display C vertical blank period. Note that this can cause a wait for up to an entire refresh period.											
Project:	HSW																	
Format:	Enable																	
This field enables a wait until the next Display Pipe C Vertical Blank event occurs. This event is described as the start of the next Display C vertical blank period. Note that this can cause a wait for up to an entire refresh period.																		
20	Display Sprite C Flip Pending Wait Enable	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</td></tr></table>	Project:	HSW	Format:	Enable	This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).											
Project:	HSW																	
Format:	Enable																	
This field enables a wait for the duration of a Display Sprite C Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).																		
19:16	Condition Code Wait Select	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td colspan="2">This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>Not enabled</td><td>Condition Code Wait Not Enabled</td></tr><tr><td>1h-5h</td><td>Enable</td><td>Condition Code Select Enabled; selects one of 5 codes, 0 - 4</td></tr><tr><td>6h-15h</td><td>Reserved</td><td></td></tr></table> <p>Programming Notes</p> <p>Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.</p>	Project:	HSW	This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.		Value	Name	Description	0h	Not enabled	Condition Code Wait Not Enabled	1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 - 4	6h-15h	Reserved	
Project:	HSW																	
This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.																		
Value	Name	Description																
0h	Not enabled	Condition Code Wait Not Enabled																
1h-5h	Enable	Condition Code Select Enabled; selects one of 5 codes, 0 - 4																
6h-15h	Reserved																	
15	Display Plane C Flip Pending Wait Enable	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</td></tr></table>	Project:	HSW	Format:	Enable	This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).											
Project:	HSW																	
Format:	Enable																	
This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).																		



MI_WAIT_FOR_EVENT

	14	Display Pipe C Scan Line Wait Enable				
		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	HSW	Format:	Enable
Project:	HSW					
Format:	Enable					
		<p>This field enables a wait while a Display Pipe C Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register.</p>				
	13	Display Pipe B Horizontal Blank Wait Enable				
		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	HSW	Format:	Enable
Project:	HSW					
Format:	Enable					
		<p>This field enables a wait until the start of next Display Pipe B "Horizontal Blank" event occurs. This event is described as the start of the next Display B Horizontal blank period. Note that this can cause a wait for up to a line.</p>				
	12	Reserved				
		<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ		
Format:	MBZ					
	11	Display Pipe B Vertical Blank Wait Enable				
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable		
Format:	Enable					
		<p>This field enables a wait until the next Display Pipe B "Vertical Blank" event occurs. This event is described as the start of the next Display Pipe B vertical blank period. Note that this can cause a wait for up to an entire refresh period.</p>				
	10	Display Sprite B Flip Pending Wait Enable				
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable		
Format:	Enable					
		<p>This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>				
	9	Display Plane B Flip Pending Wait Enable				
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable		
Format:	Enable					
		<p>This field enables a wait for the duration of a Display Plane B Flip Pending condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).</p>				
	8	Display Pipe B Scan Line Wait Enable				
		<table border="1"><tr><td>Format:</td><td>Enable</td></tr></table>	Format:	Enable		
Format:	Enable					
		<p>This field enables a wait while a Display Pipe B Scan Line condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.</p>				



MI_WAIT_FOR_EVENT

	7:6	Reserved	
		Project:	HSW
		Format:	MBZ
	5	Display Pipe A Horizontal Blank Wait Enable	
		Project:	HSW
		Format:	Enable
		This field enables a wait until the start of next Display Pipe A Horizontal Blank event occurs. This event is described as the start of the next Display A Horizontal blank period. Note that this can cause a wait for up to a line.	
	4	Reserved	
		Format:	MBZ
	3	Display Pipe A Vertical Blank Wait Enable	
		Format:	Enable
		This field enables a wait until the next Display Pipe A "Vertical Blank" event occurs. This event is described as the start of the next Display Pipe A vertical blank period. Note that this can cause a wait for up to an entire refresh period.	
	2	Display Sprite A Flip Pending Wait Enable	
		Format:	Enable
		This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).	
	1	Display Plane A Flip Pending Wait Enable	
		Format:	Enable
		This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).	
	0	Display Pipe A Scan Line Wait Enable	
		Format:	Enable
		This field enables a wait while a Display Pipe A "Scan Line" condition exists. This condition is defined as the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register.	



MI_WAIT_FOR_EVENT

MI_WAIT_FOR_EVENT														
DWord	Bit	Description												
0	31:29	Command Type												
		Default Value:	0h MI_COMMAND											
	28:23	MI Command Opcode												
		Default Value:	03h MI_WAIT_FOR_EVENT											
	22:20	Reserved												
		Project:	All											
		Format:	MBZ											
	19:16	Condition Code Wait Select												
		This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.												
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Not enabled</td><td>Condition Code Wait Not Enabled</td></tr><tr><td>1h-5h</td><td>Enable</td><td>Condition Code select enabled; selects one of 5 codes, 0 - 4</td></tr><tr><td>6h-15h</td><td>Reserved</td><td></td></tr></tbody></table>		Value	Name	Description	0h	Not enabled	Condition Code Wait Not Enabled	1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4	6h-15h	Reserved
Value	Name	Description												
0h	Not enabled	Condition Code Wait Not Enabled												
1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4												
6h-15h	Reserved													
	Programming Notes													
	Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.													
15:0	Reserved													
	Format:	MBZ												



MI_WAIT_FOR_EVENT

MI_WAIT_FOR_EVENT																			
DWord	Bit	Description																	
0	31:29	Command Type																	
		Default Value:	0h MI_COMMAND																
	28:23	MI Command Opcode																	
		Default Value:	03h MI_WAIT_FOR_EVENT																
0	22:20	Reserved																	
		Project:	All																
		Format:	MBZ																
	19:16	Condition Code Wait Select This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.																	
0	19:16	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Not enabled</td><td>Condition Code Wait Not Enabled</td><td>All</td></tr><tr><td>1h-5h</td><td>Enable</td><td>Condition Code select enabled; selects one of 5 codes, 0 - 4</td><td>All</td></tr><tr><td>6h-15h</td><td>Reserved</td><td></td><td>All</td></tr></tbody></table>		Value	Name	Description	Project	0h	Not enabled	Condition Code Wait Not Enabled	All	1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4	All	6h-15h	Reserved		All
Value	Name	Description	Project																
0h	Not enabled	Condition Code Wait Not Enabled	All																
1h-5h	Enable	Condition Code select enabled; selects one of 5 codes, 0 - 4	All																
6h-15h	Reserved		All																
	Programming Notes																		
	Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (<i>Memory Interface Registers</i>) lists the codes that are implemented.																		
	Reserved																		
0	15:0	Project:	All																
		Format:	MBZ																



MI_WAIT_FOR_EVENT

MI_WAIT_FOR_EVENT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
		Default Value:	03h MI_WAIT_FOR_EVENT
	22	Reserved	
		Project:	All
		Format:	MBZ
21	21	Reserved	
		Project:	HSW
		Format:	MBZ
20	Display Sprite C Flip Pending Wait Enable		
		Project:	All
		Format:	Enable
		This field enables a wait for the duration of a Display Sprite C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).	
19:16	Condition Code Wait Select		
		Project:	HSW
		This field enables a wait for the duration that the corresponding condition code is active. These enable select one of 15 condition codes in the EXCC register, that cause the parser to wait until that condition-code in the EXCC is cleared.	



MI_WAIT_FOR_EVENT

Value	Name	Description	Project
0h	Not Enabled	Condition Code Wait not enabled	All
1h-5h	Enabled	Condition Code select enabled; selects one of 5 codes, 0 - 4	All
6h-15h	Reserved		All

Programming Notes

Note that not all condition codes are implemented. The parser operation is UNDEFINED if an unimplemented condition code is selected by this field. The description of the EXCC register (Memory Interface Registers) lists the codes that are implemented.

15 Display Plane C Flip Pending Wait Enable

Project:	All
Format:	Enable

This field enables a wait for the duration of a Display Plane C "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).

14 Display Pipe C Scan Line Wait Enable

Project:	DevHSW+
Format:	Enable

This field enables a wait while a Display Pipe C "Scan Line" condition exists. This condition is defined as the start of the scan line specified in the Pipe C Display Scan Line Count Range Compare Register.

13:12 Reserved

Project:	All
Format:	MBZ

11 Reserved

Project:	HSW
Format:	MBZ

10 Display Sprite B Flip Pending Wait Enable

Project:	All
Format:	Enable

This field enables a wait for the duration of a Display Sprite B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).

9 Display Plane B Flip Pending Wait Enable

Project:	All
----------	-----



MI_WAIT_FOR_EVENT

		Format: Enable This field enables a wait for the duration of a Display Plane B "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).
8	Display Pipe B Scan Line Wait Enable	Project: DevHSW+ Format: Enable This field enables a wait while a Display Pipe B "Scan Line" condition exists. This condition is defined as the start of the scan line specified in the Pipe B Display Scan Line Count Range Compare Register.
7:6	Reserved	Project: HSW Format: MBZ
5:4	Reserved	Project: All Format: MBZ
3	Reserved	Project: HSW Format: MBZ
2	Display Sprite A Flip Pending Wait Enable	Project: All Format: Enable This field enables a wait for the duration of a Display Sprite A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).
1	Display Plane A Flip Pending Wait Enable	Project: All Format: Enable This field enables a wait for the duration of a Display Plane A "Flip Pending" condition. If a flip request is pending, the parser will wait until the flip operation has completed (i.e., the new front buffer address has now been loaded into the active front buffer registers).
0	Display Pipe A Scan Line Wait Enable	Project: DevHSW+ Format: Enable This field enables a wait while a Display Pipe A "Scan Line" condition exists. This condition is



MI_WAIT_FOR_EVENT

		defined as the start of the scan line specified in the Pipe A Display Scan Line Count Range Compare Register.
--	--	---



MI_FLUSH

MI_FLUSH		
Project:	HSW	
Source:	RenderCS	
Length Bias:	1	
Description		Project
<p>The MI_FLUSH command is used to perform an internal flush operation. The parser pauses on an internal flush until all drawing engines have completed any pending operations and the read caches are invalidated including the texture cache accessed via the Sampler or the data port. In addition, this command can also be used to:</p> <ul style="list-style-type: none">Flush any dirty data in the Render Cache to memory. This is done by default, however this can be inhibited.Invalidate the state and command cache.		
<p>Usage Note: After this command is completed and followed by a Store DWord-type command, CPU access to graphics memory will be coherent (assuming the Render Cache flush is not inhibited). This command is specific to the render engine. Other engines use MI_FLUSH_DW.</p> <p>To use this command, bit 12 in the MI_MODE(0x209c) must be enabled.</p>		
If GFX_MODE (0x229C) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.		HSW
MI_FLUSH command is no longer validated or supported. Use at your own risk.		HSW
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 04h MI_FLUSH Format: OpCode
	22:7	Reserved Format: MBZ
	6	Reserved
	5	Indirect State Pointers Disable Format: Disable At the completion of the flush, the indirect state pointers in the hardware will be considered as invalid. I.e., the indirect pointers will not be restored for the context.



MI_FLUSH

	Generic Media State Clear											
4	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Disable</td></tr></table> <p>If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.</p>	Project:	HSW	Format:	Disable							
Project:	HSW											
Format:	Disable											
3	Global Snapshot Count Reset <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>The Statistics Counters are also reset; SW should never set this bit during normal operation since the Statistics Counters are intended to be free running.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Don't Reset</td><td>Do not reset the snapshot counts or Statistics Counters.</td></tr><tr><td>1h</td><td>Reset</td><td>Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.</td></tr></tbody></table> <p>Programming Notes</p> <p>TIMESTAMP are not reset by MI_FLUSH with this bit set. TIMESTAMP and PS_DEPTH_COUNT can be reset by writing 0 to them.</p>	Format:	Boolean	Value	Name	Description	0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.	1h	Reset	Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.
Format:	Boolean											
Value	Name	Description										
0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.										
1h	Reset	Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.										
2	Render Cache Flush Inhibit <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>If set, the Render Cache is not flushed as part of the processing of this command.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Flush</td><td>Flush the Render Cache.</td></tr><tr><td>1h</td><td>Don't Flush</td><td>Do not flush the Render Cache.</td></tr></tbody></table>	Format:	Boolean	Value	Name	Description	0h	Flush	Flush the Render Cache.	1h	Don't Flush	Do not flush the Render Cache.
Format:	Boolean											
Value	Name	Description										
0h	Flush	Flush the Render Cache.										
1h	Don't Flush	Do not flush the Render Cache.										
1	State/Instruction Cache Invalidate <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>If set, Invalidates the State and Instruction Cache.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Don't Invalidate</td><td>Leave State/Instruction Cache unaffected.</td></tr><tr><td>1h</td><td>Invalidate</td><td>Invalidate State/Instruction Cache.</td></tr></tbody></table>	Format:	Boolean	Value	Name	Description	0h	Don't Invalidate	Leave State/Instruction Cache unaffected.	1h	Invalidate	Invalidate State/Instruction Cache.
Format:	Boolean											
Value	Name	Description										
0h	Don't Invalidate	Leave State/Instruction Cache unaffected.										
1h	Invalidate	Invalidate State/Instruction Cache.										
0	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ											



MI_ARB_CHECK

MI_ARB_CHECK			
Project: HSW Source: VideoCS Length Bias: 1			
The MI_ARB_CHECK is used to check for a change in arbitration. If executed as part of a Ring Buffer the command checks the UHPTTR valid bit and if set the head of the ring will jump to the value of the head pointer programmed in the UHPTTR.			
Programming Notes			
This instruction cannot be placed in a batch buffer.			
DWord	Bit	Description	
0	31:29	MI Instruction Type	
		Default Value:	0h MI_INSTRUCTION
		Format:	OpCode
	28:23	MI Instruction Opcode	
		Default Value:	05h MI_ARB_CHECK
	22:0	Reserved	
		Format:	MBZ



MI_ARB_CHECK

MI_ARB_CHECK		
Project:	HSW	
Source:	RenderCS	
Length Bias:	1	
The MI_ARB_CHECK instruction is used to check the ring buffer double buffered head pointer (register UHPTR). This instruction can be used to pre-empt the current execution of the ring buffer. Note that the valid bit in the updated head pointer register needs to be set for the command streamer to be pre-empted.		
Programming Notes		
<ul style="list-style-type: none">The current head pointer is loaded with the updated head pointer register independent of the location of the updated head.If the current head pointer and the updated head pointer register are equal, hardware will automatically reset the valid bit corresponding to the UHPTR.For pre-emption, the wrap count in the ring buffer head register is no longer maintained by hardware. The hardware updates the wrap count to the value in the UHPTR register.		
This instruction can be in either a ring buffer or batch buffer.		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 05h MI_ARB_CHECK Format: OpCode
	22:0	Reserved Format: MBZ



MI_ARB_CHECK

MI_ARB_CHECK		
Project: HSW		
Source: VideoEnhancementCS		
Length Bias: 1		
The MI_ARB_CHECK is used to check for a change in arbitration. If executed as part of a Ring Buffer the command checks the UHPTR valid bit and if set the head of the ring will jump to the value of the head pointer programmed in the UHPTR.		
Programming Notes		
This instruction cannot be placed in a batch buffer.		
DWord	Bit	Description
0	31:29	MI Instruction Type
		Default Value: 0h MI_INSTRUCTION
		Format: OpCode
	28:23	MI Instruction Opcode
		Default Value: 05h MI_ARB_CHECK
		Format: OpCode
	22:0	Reserved
		Project: All
		Format: MBZ



MI_ARB_CHECK

MI_ARB_CHECK		
Project: HSW		
Source: BlitterCS		
Length Bias: 1		
The MI_ARB_CHECK is used to check for a change in arbitration. If executed as part of a Ring Buffer the command checks the UHPTR valid bit and if set the head of the ring will jump to the value of the head pointer programmed in the UHPTR.		
Programming Notes		
This instruction cannot be placed in a batch buffer.		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_INSTRUCTION
	28:23	Format: OpCode
		MI Command Opcode
		Default Value: 05h MI_ARB_CHECK
		Format: OpCode
	22:0	Reserved
		Format: MBZ



MI_RS_CONTROL

MI_RS_CONTROL										
Project:	HSW									
Source:	RenderCS									
Length Bias:	1									
The MI_RS_CONTROL command is used to start or stop the Resource Streamer.										
Programming Notes										
<ul style="list-style-type: none">This command is only valid in a batch buffer. The behavior is undefined if this command is parsed within a ring.This command should only be used in a batch buffer that the Resource Streamer Enable bit is setIf the Resource Streamer Control bit is set, the command stream will start the RS on the next Dword of the batch buffer.Once the resource streamer is stopped due to this command, it will not be started until a MI_RS_CONTROL command with the Resource Streamer Control bit set or a MI_BATCH_BUFFER_START with the Resource Streamer Enable bit set.										
DWord	Bit	Description								
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode								
	28:23	MI Command Opcode Default Value: 06h MI_RS_CONTROL Format: OpCode								
	22:1	Reserved Format: MBZ								
	0	Resource Streamer Control Format: U1 This bit specifies whether the command is starting or stopping the Resource Streamer. <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Stop</td><td>Stop and disable the Resource Streamer</td></tr><tr><td>1h</td><td>Start</td><td>Start and enable the Resource Streamer</td></tr></tbody></table>	Value	Name	Description	0h	Stop	Stop and disable the Resource Streamer	1h	Start
Value	Name	Description								
0h	Stop	Stop and disable the Resource Streamer								
1h	Start	Start and enable the Resource Streamer								



MI_REPORT_HEAD

MI_REPORT_HEAD			
Project: HSW			
Source: VideoCS			
Length Bias: 1			
The MI_REPORT_HEAD command causes the Head Pointer value of the ring buffer to be written to a cacheable (snooped) system memory location. When the Per-Process Virtual Address Space and Execlist Enable bits are set, the location written is relative to the address programmed in the Hardware Status Page Address Register. When the Execlist Enable is set, the head pointer will be reported to the PP HW Status Page.			
Programming Notes			
This command must not be executed from a Batch Buffer (Refer to the description of the HWS_PGA register).			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	07h MI_REPORT_HEAD
		Format:	OpCode
	22:0	Reserved	
		Format:	MBZ



MI_REPORT_HEAD

MI_REPORT_HEAD		
Project:	HSW	
Source:	RenderCS	
Length Bias:	1	
The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location. When Execlist Enable is set, the head pointer will be reported to the PP HW Status Page. The location written is relative to the address programmed in the Hardware Status Page Address Register.		
Programming Notes		
This command must not be executed from a Batch Buffer. (Refer to the description of the HWS_PGA register.)		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 07h MI_REPORT_HEAD Format: OpCode
	22:0	Reserved Format: MBZ



MI_REPORT_HEAD

MI_REPORT_HEAD		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 07h MI_REPORT_HEAD Format: OpCode
	22:0	Reserved Project: All Format: MBZ



MI_REPORT_HEAD

MI_REPORT_HEAD		
Project:	HSW	
Source:	BlitterCS	
Length Bias:	1	
The MI_REPORT_HEAD command causes the Head Pointer value of the active ring buffer to be written to a cacheable (snooped) system memory location.		
When the Execlist Enable bit is reset: The location written is relative to the address programmed in the Hardware Status Page Address Register.		
Programming Notes		
This command must not be executed from a Batch Buffer (Refer to the description of the HWS_PGA register).		
When the Execlist Disable is clear, the head pointer will be reported to the PP HW Status Page.		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode Default Value: 07h MI_REPORT_HEAD
	22:0	Reserved Project: All Format: MBZ



MI_ARB_ON_OFF

MI_ARB_ON_OFF		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 08h MI_ARB_ON_OFF Format: OpCode
	22:1	Reserved Format: MBZ
	0	Arbitration Enable Format: Enable This field enables or disables context switches due to pre-emption (a new exelist).



MI_ARB_ON_OFF

MI_ARB_ON_OFF							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND					
	28:23	MI Command Opcode Default Value: 08h MI_ARB_ON_OFF					
	22:1	Reserved Format: MBZ					
	0	Arbitration Enable Format: Enable This field enables or disables context switches due to pre-emption (a new execlist). <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Disabled</td></tr><tr><td>1h</td><td>Enabled</td></tr></tbody></table>	Value	Name	0h	Disabled	1h
Value	Name						
0h	Disabled						
1h	Enabled						



MI_ARB_ON_OFF

MI_ARB_ON_OFF							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND					
	28:23	MI Command Opcode Default Value: 08h MI_ARB_ON_OFF					
	22:1	Reserved Project: All Format: MBZ					
	0	Arbitration Enable Format: Enable This field enables or disables context switches due to pre-emption (a new exelist). <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Disabled</td></tr><tr><td>1h</td><td>Enabled</td></tr></tbody></table>	Value	Name	0h	Disabled	1h
Value	Name						
0h	Disabled						
1h	Enabled						



MI_URB_ATOMIC_ALLOC

MI_URB_ATOMIC_ALLOC								
DWord	Bit	Description						
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode						
	28:23	MI Command Opcode Default Value: 09h MI_URB_ALLOC Format: OpCode						
	22:20	Reserved Format: MBZ						
	19:12	URB Atomic Storage Offset Format: U8 Number of 128B Entries This field specifies the offset of a 128B granular starting address in the URB. The value of URB Atomic Storage Offset plus the value of the URB Atomic Storage Size must not exceed 256. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>0-(32KB-128B)</td></tr></tbody></table>	Value	Name	Description	[0,255]		0-(32KB-128B)
Value	Name	Description						
[0,255]		0-(32KB-128B)						
	11:9	Reserved Format: MBZ						
	8:0	URB Atomic Storage Size Format: U9 Number of 128B Entries This field specifies the size of the buffer in the URB in number of 128B entries. If this field has a value of zero then the URB Atomic allocation is disabled and will not be context save/restored. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,256]</td><td></td><td>0-32KB</td></tr></tbody></table>	Value	Name	Description	[0,256]		0-32KB
Value	Name	Description						
[0,256]		0-32KB						



MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 0Ah MI_BATCH+_BUFFER-END Format: OpCode
	22:0	Reserved Project: All Format: MBZ



MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END			
DWord	Bit	Description	
0	31:29	Command Type	Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode	Default Value: 0Ah MI_BATCH_BUFFER_END
	22:0	Reserved	Project: All Format: MBZ



MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
	Default Value:	0Ah MI_BATCH+_BUFFER_END	
	Format:	OpCode	
	22:0	Reserved	
	Format:	MBZ	



MI_BATCH_BUFFER_END

MI_BATCH_BUFFER_END		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 0Ah MI_BATCH_BUFFER_END Format: OpCode
	22:0	Reserved Format: MBZ



MI_SUSPEND_FLUSH

MI_SUSPEND_FLUSH			
Project:		HSW	
Source:		BlitterCS	
Length Bias:		1	
		Description	Project
Blocks MMIO sync flush or any flushes related to VT-d while enabled.		HSW	
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
		Default Value:	0Bh MI_SUSPEND_FLUSH
0	22:1	Reserved	
		Project:	All
		Format:	MBZ
	0	Suspend Flush	
0		Project:	All
		Format:	Enable
		Description	Project
This field suspends flush due and IOTLB invalidation.		HSW	



MI_SUSPEND_FLUSH

MI_SUSPEND_FLUSH			
Project:		HSW	
Source:		VideoEnhancementCS	
Length Bias:		1	
		Description	Project
Blocks MMIO sync flush or any flushes related to VT-d while enabled.		HSW	
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
		Default Value:	0Bh MI_SUSPEND_FLUSH
0	22:1	Reserved	
		Project:	All
		Format:	MBZ
	0	Suspend Flush	
0		Project:	All
		Format:	Enable
		Description	Project
This field suspends flush due and IOTLB invalidation.		HSW	



MI_SUSPEND_FLUSH

MI_SUSPEND_FLUSH		
Project:	HSW	
Source:	VideoCS	
Length Bias:	1	
	Description	Project
Blocks MMIO sync flush or any flushes related to VT-d while enabled.		HSW
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode
		Default Value: 0Bh MI_SUSPEND_FLUSH
	22:1	Reserved
		Format: MBZ
	0	Suspend Flush
		Format: Enable
	Description	Project
This field suspends flush due and IOTLB invalidation.		HSW



MI_SUSPEND_FLUSH

MI_SUSPEND_FLUSH				
Project:	HSW			
Source:	RenderCS			
Length Bias:	1			
		Description	Project	
Blocks MMIO sync flush or any flushes related to VT-d while enabled.		HSW		
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	0h MI_COMMAND	
	28:23	Format:	OpCode	
		MI Command Opcode		
0	22:1	Default Value:	0Bh MI_SUSPEND_FLUSH	
		Format:	OpCode	
	0	Reserved		
		Format:	MBZ	
		Description		
This field suspends flush due and IOTLB invalidation.		HSW		



MI_PREDICATE

MI_PREDICATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	0Ch MI_PREDICATE
		Format:	OpCode
	22:8	Reserved	
		Format:	MBZ
	7:6	Load Operation	
		This field controls if/how the Predicate state bit is modified.	
		Value	Name
		0h	LOADOP_KEEP
		The Predicate state bit is unmodified.	
		1h	Reserved
		2h	LOADOP_LOAD
		The Predicate state bit is loaded with the combine operation result.	
		3h	LOADOP_LOADINV
		The Predicate state bit is loaded with the inverted combine operation result.	
	5	Reserved	
		Format:	MBZ
	4:3	Combine Operation	
		This field controls if/how the result of the compare operation is combined with the current Predicate state bit.	
		Value	Name
		0h	COMBINEOP_SET
		The combine operation output the compare result unmodified.	
		1h	COMBINEOP_AND
		The combine operation outputs the AND of the compare result and the current Predicate state bit.	
		2h	COMBINEOP_OR
		The combine operation outputs the OR of the compare result and the current Predicate state bit.	
		3h	COMBINEOP_XOR
		The combine operation outputs the XOR of the compare result and	



MI_PREDICATE

			the current Predicate state bit.
2	Reserved		
	Format:		
1:0	Compare Operation This field controls how Data DWord 0 and Data DWord 1 fields are used to generate a compare operation result and possibly modify the PredicateData register.		
Value	Name	Description	
0h	COMPAREOP_TRUE	The compare operation outputs TRUE. The PredicateData register is unmodified.	
1h	COMPAREOP_FALSE	The compare operation outputs FALSE. The PredicateData register is unmodified.	
2h	COMPAREOP_SRCS_EQUAL	(MItemp0 - MItemp1) is computed and loaded into the PredicateData register. The compare operation outputs (MItemp0 == MItemp1).	
3h	COMPAREOP_DELTAS_EQUAL	(MItemp0 - MItemp1) is computed and compared to the PredicateData register. If the values are equal, the compare operation outputs TRUE, otherwise it outputs FALSE. The PredicateData register is unmodified.	



MI_TOPOLOGY_FILTER

MI_TOPOLOGY_FILTER		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 0Dh MI_TOPOLOGY_FILTER Format: OpCode
	22:6	Reserved Format: MBZ
	5:0	Topology Filter Value Format: 3D_Prim_Topo_Type When non-zero, the CS will discard all 3DPRIMITIVE commands which do not match the specified 3DPrimTopologyType. When zero, no filtering is performed (normal operation).



MI_RS_CONTEXT

MI_RS_CONTEXT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	0Fh MI_RS_CONTEXT
		Format:	OpCode
	22:1	Reserved	
		Format:	MBZ
0	Resource Streamer Save		
		Format:	U1
	This bit specifies whether the MI_RS_CONTEXT command will cause the resource streamer context to be saved or restored.		
	Value	Name	Description
	0h	Restore	Resource Streamer context is restored
	1h	Save	Resource Streamer context is saved



MI_LOAD_SCAN_LINES_INCL

MI_LOAD_SCAN_LINES_INCL																
DWord	Bit	Description														
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode														
	28:23	MI Command Opcode Default Value: 12h MI_LOAD_SCAN_LINES_INCL Format: OpCode														
	22	Reserved Format: MBZ														
	21:19	Display (Plane) Select Project: HSW Format: U3 This field selects which display plane is to perform the scanline operation. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Display Plane A</td></tr><tr><td>1h</td><td>Display Plane B</td></tr><tr><td>2h</td><td>Reserved</td></tr><tr><td>3h</td><td>Reserved</td></tr><tr><td>4h</td><td>Display Plane C</td></tr><tr><td>5h</td><td>Reserved</td></tr></tbody></table>	Value	Name	0h	Display Plane A	1h	Display Plane B	2h	Reserved	3h	Reserved	4h	Display Plane C	5h	Reserved
Value	Name															
0h	Display Plane A															
1h	Display Plane B															
2h	Reserved															
3h	Reserved															
4h	Display Plane C															
5h	Reserved															
	18:6	Reserved Project: HSW														



MI_LOAD_SCAN_LINES_INCL

		Format: MBZ
	5:0	DWord Length Default Value: 0h Format: =n Total Length - 2. Excludes DWord (0,1).
1	31	Reserved Format: MBZ
	30	Reserved Default Value: 1h Format: Must Be One
	29	Reserved Format: MBZ
	28:16	Start Scan Line Number Format: U13 In scan lines, where scan line 0 is the first line of the display frame. Range: [0,Display Buffer height in lines-1] This field specifies the starting scan line number of the Scan Line window.
	15:13	Reserved Format: MBZ
	12:0	End Scan Line Number Format: U13 In scan lines, where scan line 0 is the first line of the display frame. Range: [0,Display Buffer height in lines-1] This field specifies the ending scan line number of the Scan Line Window.



MI_LOAD_SCAN_LINES_INCL

MI_LOAD_SCAN_LINES_INCL										
DWord	Bit	Description								
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode								
	28:23	MI Command Opcode Default Value: 12h MI_LOAD_SCAN_LINES_INCL Format: OpCode								
	22	Reserved Project: All Format: MBZ								
	21:19	Display Pipe Select Project: All Format: U3 This field selects which Display Engine (pipe) this command is targeting. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Display Pipe A</td></tr><tr><td>1h</td><td>Display Pipe B</td></tr><tr><td>4h</td><td>Display Pipe C</td></tr></tbody></table>	Value	Name	0h	Display Pipe A	1h	Display Pipe B	4h	Display Pipe C
Value	Name									
0h	Display Pipe A									
1h	Display Pipe B									
4h	Display Pipe C									
	18:6	Reserved Project: HSW Format: MBZ								
	5:0	DWord Length								



MI_LOAD_SCAN_LINES_INCL

		Default Value: Format:	0h Excludes DWord (0,1) =n Total Length - 2
1	31:16	Start Scan Line Number Format: U16 In scan lines, where scan line 0 is the first line of the display frame. This field specifies the starting scan line number of the Scan Line Window. Range: [0,Display Buffer height in lines-1]	
	15:0	End Scan Line Number Format: U16 In scan lines, where scan line 0 is the first line of the display frame. This field specifies the ending scan line number of the Scan Line Window. Range: [0,Display Buffer height in lines-1]	



MI_LOAD_SCAN_LINES_EXCL

MI_LOAD_SCAN_LINES_EXCL													
Project:	HSW												
Source:	BlitterCS												
Length Bias:	2												
<p>The MI_LOAD_SCAN_LINES_EXCL command is used to initialize the Scan Line Window registers for a specific Display Pipe. If the display refresh is <i>outside</i> this window the Display Engine asserts a signal that is used by the command parser to process the WAIT_FOR_EVENT command (i.e., the parser will wait while outside). This command overrides the Scan Line Window defined by any previous MI_LOAD_SCAN_LINES_INCL or MI_LOAD_SCAN_LINES_EXCL commands targeting the specific display pipe.</p> <p>Note: The two scan-line numbers are inclusive. If programmed to the same values, that single line defines the region in question.</p> <p>Always place an even number of MI_LOAD_SCAN_LINES_EXCL/INCL at a time into the ring buffer. If only a single MI_LOAD_SCAN_LINES_EXCL/INCL is desired, just add a second identical MI_LOAD_SCAN_LINES_EXCL/INCL command.</p>													
DWord	Bit	Description											
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode											
	28:23	MI Command Opcode Default Value: 13h MI_LOAD_SCAN_LINES_EXCL Format: OpCode											
	22	Reserved Project: All Format: MBZ											
	21:19	Display Pipe Select Project: All Format: U3 <p>This field selects which Display Engine (pipe) this command is targeting.</p> <table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Display Pipe A</td><td>All</td></tr><tr><td>1h</td><td>Display Pipe B</td><td>All</td></tr><tr><td>4h</td><td>Display Pipe C</td><td>All</td></tr></tbody></table>	Value	Name	Project	0h	Display Pipe A	All	1h	Display Pipe B	All	4h	Display Pipe C
Value	Name	Project											
0h	Display Pipe A	All											
1h	Display Pipe B	All											
4h	Display Pipe C	All											
18:6	Reserved												
	Project: HSW												



MI_LOAD_SCAN_LINES_EXCL

		Format: MBZ
	5:0	DWord Length
		Default Value: 0h Excludes DWord (0,1)
		Format: =n Total Length - 2
1	31:16	Start Scan Line Number Format: U16 In scan lines, where scan line 0 is the first line of the display frame. This field specifies the starting scan line number of the Scan Line Window. Range: [0,Display Buffer height in lines-1]
	15:0	End Scan Line Number Format: U16 In scan lines, where scan line 0 is the first line of the display frame. This field specifies the ending scan line number of the Scan Line Window. Range: [0,Display Buffer height in lines-1]



MI_LOAD_SCAN_LINES_EXCL

MI_LOAD_SCAN_LINES_EXCL															
Project:	HSW														
Source:	RenderCS														
Length Bias:	2														
<p>The MI_LOAD_SCAN_LINES_EXCL command is used to initialize the Scan Line Window registers for a specific Display Pipe. If the display refresh is outside this window the Display Engine asserts a signal that is used by the command parser to process the WAIT_FOR_EVENT command (i.e., the parser will wait while outside). This command overrides the Scan Line Window defined by any previous MI_LOAD_SCAN_LINES_INCL or MI_LOAD_SCAN_LINES_EXCL commands targeting the specific display pipe.</p> <p>Note: The two scan-line numbers are inclusive. If programmed to the same values, that single line defines the region in question.</p> <p>Always place an even number of MI_LOAD_SCAN_LINES_EXCL/INCL at a time into the ring buffer. If only a single MI_LOAD_SCAN_LINES_EXCL/INCL is desired, just add a second identical MI_LOAD_SCAN_LINES_EXCL/INCL command.</p>															
DWord	Bit	Description													
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode													
	28:23	MI Command Opcode Default Value: 13h MI_LOAD_SCAN_LINES_EXCL Format: OpCode													
	22	Reserved Format: MBZ													
	21:19	Display (Plane) Select Format: U3 This field selects which display plane is to perform the scanline operation. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Display Plane A</td></tr><tr><td>1h</td><td>Display Plane B</td></tr><tr><td>2h</td><td>Reserved</td></tr><tr><td>3h</td><td>Reserved</td></tr><tr><td>4h</td><td>Display Plane C</td></tr><tr><td>5h</td><td>Reserved</td></tr></tbody></table>	Value	Name	0h	Display Plane A	1h	Display Plane B	2h	Reserved	3h	Reserved	4h	Display Plane C	5h
Value	Name														
0h	Display Plane A														
1h	Display Plane B														
2h	Reserved														
3h	Reserved														
4h	Display Plane C														
5h	Reserved														
18:6	Reserved Project: HSW														



MI_LOAD_SCAN_LINES_EXCL

		Format:	MBZ	
	5:0	DWord Length		
		Default Value:	0h	
		Format: =n Total Length - 2. Excludes DWord (0,1).		
1	31:29	Reserved	Format: MBZ	
	28:16	Start Scan Line Number	Format: U13 In scan lines, where scan line 0 is the first line of the display frame. Range: [0,Display Buffer height in lines-1] This field specifies the starting scan line number of the Scan Line Window.	
	15:13	Reserved	Format: MBZ	
	12:0	End Scan Line Number	Format: U13 In scan lines, where scan line 0 is the first line of the display frame. This field specifies the ending scan line number of the Scan Line Window. Range: [0,Display Buffer height in lines-1]	



MI_DISPLAY_FLIP

MI_DISPLAY_FLIP	
Project:	HSW
Source:	BlitterCS
Length Bias:	2
<p>The MI_DISPLAY_FLIP command is used to request a specific display plane to switch (flip) to display a new buffer. The buffer is specified with a starting address and pitch. The tiled attribute of the buffer start address is programmed as part of the packet.</p> <p>The operation this command performs is also known as a "display flip request" operation - in that the flip operation itself will occur at some point in the future. This command specifies when the flip operation is to occur: either synchronously with vertical retrace to avoid tearing artifacts</p>	
Programming Notes	Project
This command simply requests a display flip operation -- command execution then continues normally. There is no guarantee that the flip (even if asynchronous) will occur prior to subsequent commands being executed. (Note that completion of the MI_FLUSH_DW command does not guarantee that outstanding flip operations have completed). The MI_WAIT_FOR_EVENT command must be used to provide this synchronization to avoid back to back MI_DISPLAY_FLIP commands to the same display plane - by pausing command execution until a pending flip has actually completed. This synchronization can also be performed by use of the Display Flip Pending hardware status. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.	
After a display flip operation is requested, software is responsible for initiating any required synchronization with subsequent buffer clear or blitter operations. For multi-buffering (e.g., double buffering) operations, this will typically require updating SURFACE_STATE or the binding table to change the blitter (back) buffer. In addition, prior to any subsequent clear or blitter operations, software must typically ensure that the new blitter buffer is not actively being displayed. Again, the MI_WAIT_FOR_EVENT command or Display Flip Pending hardware status can be used to provide this synchronization. See Display Flip Synchronization in the Device Programming Interface chapter of MI Functions.	
The display buffer command uses the X and Y offset for the tiled buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For tiled buffers, the display subsystem uses the X and Y offset in generation of the final request to memory. The offset is always updated on the next vblank for both Synchronous and Asynch Flips. It is not necessary to have a flip enqueued to update the X and Y offset	
The display buffer command uses the linear DWord offset for the linear buffers from the Display Interface registers. Software is allowed to change the offset via the MMIO interface irrespective of the flip commands enqueued in the command stream. For linear buffers, the display subsystem uses the Dword offset in generation of the final request to memory. <ul style="list-style-type: none">For synchronous flips the offset is updated on the next vblank. It is not necessary to have a sync	



MI_DISPLAY_FLIP

flip enqueued to update the DWord offset. • Linear memory does not support asynchronous flips.	
Events must be unmasked in the Display Engine Render Response Mask Register (DE RRMR 0x44050) prior to waiting for them with a MI_WAIT_FOR_EVENT command, or in the case of flips or scanlines, prior to starting the flip or loading the scanline. Unmasked events will wake command streamer as they occur, so for improved power savings it is recommended to only unmask events that are required. Programming the DE RRMR register can be done through MMIO or a LOAD_REGISTER_IMMEDIATE command.	HSW

DWord	Bit	Description													
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode													
	28:23	MI Command Opcode Default Value: 14h MI_DISPLAY_FLIP Format: OpCode													
	22	Async Flip Indicator Format: Enable This bit should always be set if DW2 [1:0] == '01' (async flip). This field is required due to HW limitations. This bit is used by the blitter pipe while DW2 is used by the display hardware.													
	21:19	Display (Plane) Select This field selects which display plane is to perform the flip operation. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Display Plane A</td></tr><tr><td>1h</td><td>Display Plane B</td></tr><tr><td>2h</td><td>Display Sprite A</td></tr><tr><td>3h</td><td>Display Sprite B</td></tr><tr><td>4h</td><td>Display Plane C</td></tr><tr><td>5h</td><td>Display Sprite C</td></tr></tbody></table>	Value	Name	0h	Display Plane A	1h	Display Plane B	2h	Display Sprite A	3h	Display Sprite B	4h	Display Plane C	5h
Value	Name														
0h	Display Plane A														
1h	Display Plane B														
2h	Display Sprite A														
3h	Display Sprite B														
4h	Display Plane C														
5h	Display Sprite C														
18:17	Reserved Project: HSW Format: MBZ														
16	Reserved Project: HSW Format: MBZ														
15															
14															
13															
12															



MI_DISPLAY_FLIP

	15:13	Reserved	Format:	MBZ
	12:8	Reserved	Project:	HSW
			Format:	MBZ
	7:0	DWord Length	Format:	=n Total Length - 2
			For Synchronous Flips and Asynchronous Flips, this field must be programmed to 1h for a total length of 3.	
			Value	Name
			0h	Excludes DWord (0,1) [Default]
			1h	
			2h	DevHSW+ ([Flip Type] =='Stereo 3D Flip')
1	31	Reserved	Project:	DevHSW+
	30:16	Reserved	Project:	All
			Format:	MBZ
	15:6	Reserved	Project:	All
	5:1	Reserved	Project:	All
			Format:	MBZ
	0	Tile Parameter	Project:	HSW
			Format:	Enable
		For Asynchronous Flips, this parameter cannot be changed. All the flips in a flip chain should maintain the same tile parameter as programmed with the last synchronous flip or direct thru MMIO.		
			Value	Name
			0h	Linear [Default]
			1h	Tiled X
		Programming Notes		
		Performing a synchronous or asynchronous flip will drop any previous synchronous flip that has not yet completed.		
2	31:12	Display Buffer Base Address		



MI_DISPLAY_FLIP

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr><tr><td colspan="2">This field specifies Bits 31:12 of the Graphics Address of the new display buffer.</td></tr></table>	Project:	All	Format:	GraphicsAddress[31:12]	This field specifies Bits 31:12 of the Graphics Address of the new display buffer.																				
Project:	All																										
Format:	GraphicsAddress[31:12]																										
This field specifies Bits 31:12 of the Graphics Address of the new display buffer.																											
		<p style="text-align: center;">Programming Notes</p> <p>The Display buffer must reside completely in Main Memory.</p> <p>This address is always translated via the global (rather than per-process) GTT</p>																									
	11:3	<table border="1"><tr><td>Reserved</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved	Project:	All	Format:	MBZ																				
Reserved																											
Project:	All																										
Format:	MBZ																										
	2	<table border="1"><tr><td>Reserved</td></tr><tr><td>Project:</td><td>HSW</td></tr></table>	Reserved	Project:	HSW																						
Reserved																											
Project:	HSW																										
	1:0	<table border="1"><tr><td>Flip Type</td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td colspan="2">This field specifies whether the flip operation should be performed asynchronously to vertical retrace.</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Sync Flip [Default]</td><td>The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.</td><td>All</td></tr><tr><td>01b</td><td>Async Flip</td><td>The flip will occur "as soon as possible" - and may exhibit tearing artifacts</td><td>All</td></tr><tr><td>1b</td><td>Reserved</td><td></td><td>All</td></tr></tbody></table> <table border="1"><tr><td>Programming Notes</td><td>Project</td></tr><tr><td><ul style="list-style-type: none">The Display Buffer Pitch and Tile parameter cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).Async flips are supported on X-Tiled Frame buffers only.For Asynch Flips the Buffers used must be 32KB aligned.Asynch flips are supported on Display Planes A and B and C only.</td><td>DevHSW+</td></tr></table>	Flip Type	Project:	HSW	This field specifies whether the flip operation should be performed asynchronously to vertical retrace.		Value	Name	Description	Project	00b	Sync Flip [Default]	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.	All	01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts	All	1b	Reserved		All	Programming Notes	Project	<ul style="list-style-type: none">The Display Buffer Pitch and Tile parameter cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).Async flips are supported on X-Tiled Frame buffers only.For Asynch Flips the Buffers used must be 32KB aligned.Asynch flips are supported on Display Planes A and B and C only.	DevHSW+
Flip Type																											
Project:	HSW																										
This field specifies whether the flip operation should be performed asynchronously to vertical retrace.																											
Value	Name	Description	Project																								
00b	Sync Flip [Default]	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.	All																								
01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts	All																								
1b	Reserved		All																								
Programming Notes	Project																										
<ul style="list-style-type: none">The Display Buffer Pitch and Tile parameter cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).Async flips are supported on X-Tiled Frame buffers only.For Asynch Flips the Buffers used must be 32KB aligned.Asynch flips are supported on Display Planes A and B and C only.	DevHSW+																										
Project: DevHSW+	31:12	<table border="1"><tr><td>Reserved</td></tr><tr><td>Project:</td><td>DevHSW+</td></tr></table>	Reserved	Project:	DevHSW+																						
Reserved																											
Project:	DevHSW+																										
11:3	<table border="1"><tr><td>Reserved</td></tr><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved	Project:	DevHSW+	Format:	MBZ																					
Reserved																											
Project:	DevHSW+																										
Format:	MBZ																										
2	<table border="1"><tr><td>Reserved</td></tr><tr><td>Project:</td><td>DevHSW+</td></tr></table>	Reserved	Project:	DevHSW+																							
Reserved																											
Project:	DevHSW+																										



MI_DISPLAY_FLIP

1.0	Flip Type												
	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr></table>	Project:	DevHSW+										
Project:	DevHSW+												
This field specifies whether the flip operation should be performed asynchronously to vertical retrace.													
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Sync Flip [Default]</td><td>The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.</td><td>All</td></tr><tr><td>01b</td><td>Async Flip</td><td>The flip will occur "as soon as possible" - and may exhibit tearing artifacts</td><td>All</td></tr></tbody></table>		Value	Name	Description	Project	00b	Sync Flip [Default]	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.	All	01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts	All
Value	Name	Description	Project										
00b	Sync Flip [Default]	The flip will occur during the vertical blanking interval - thus avoiding any tearing artifacts.	All										
01b	Async Flip	The flip will occur "as soon as possible" - and may exhibit tearing artifacts	All										
Programming Notes <ul style="list-style-type: none">• The Display Buffer Pitch and Tile parameter cannot be changed for asynchronous flips (i.e., the new buffer must have the same pitch/tile format as the previous buffer).• Async flips are supported on X-Tiled Frame buffers only.• For Asynch Flips the Buffers used must be 32KB aligned.• Asynch flips are supported on Display Planes A and B and C only.													



MI_SEMAPHORE_MBOX

MI_SEMAPHORE_MBOX				
Project:	HSW			
Source:	BlitterCS			
Length Bias:	2			
Description		Project		
MI_SEMAPHORE_MBOX command provides capability in Blitter Engine to wait conditionally until a given synchronization register gets updated with a value greater than the "SEMAPHORE_DATA_DWORD" mentioned inline in this command. Synchronization registers can be updated through CPU MMIO access or through execution of MI_LOAD_REGISTER_IMM command in other engines. Synchronization between contexts (especially between contexts running on 2 different engines) is provided by the MI_SEMAPHORE_MBOX command.				
If execution is stalled due to this command, the engine will specify that the engine is IDLE to the power management engine.		HSW		
DWord	Bit	Description		
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode		
	28:23	MI Command Opcode Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode		
	22:21	Reserved Format: MBZ		
	20	Reserved Default Value: 1h Format: Must Be One		
	19	Reserved Format: MBZ		
	18	Reserved Default Value: 1h Format: Must Be One		
	17:16	Register Select Project: HSW This field indicates the synchronization register to be used for comparison with the inline data. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead></table>	Value	Name
Value	Name	Project		



MI_SEMAPHORE_MBOX

		0	CS register (BRSYNC)	
		1	VECS register(BVESYNC)	HSW
		2	VCS regiser (BVSYNC)	
		3	Reserved	
	15:8	Reserved		
		Format:		MBZ
	7:0	DWord Length		
		Default Value:	1h Excludes DWord (0,1)	
		Format:	=n Total Length - 2	
1	31:0	Semaphore Data Dword		
		Format:		U32
		Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.		
2	31:0	Reserved		
		Format:		MBZ



MI_SEMAPHORE_MBOX

MI_SEMAPHORE_MBOX							
Project:	HSW						
Source:	VideoCS						
Length Bias:	2						
DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode					
	22:21	Reserved Format: MBZ					
	20	Reserved Default Value: 1h Format: Must Be One					
	19	Reserved Format: MBZ					
	18	Reserved Default Value: 1h Format: Must Be One					
	17:16	Register Select Project: HSW This field indicates the synchronization register to be used for comparison with the inline data. <table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0</td><td>BCS register (VBSYNC)</td><td></td></tr></tbody></table>	Value	Name	Project	0	BCS register (VBSYNC)
Value	Name	Project					
0	BCS register (VBSYNC)						



MI_SEMAPHORE_MBOX

		1	VECS register (VVESYNC)	HSW
		2	CS register (VRSYNC)	
		3	Reserved	
	15:8	Reserved		
		Format:		MBZ
	7:0	DWord Length		
		Default Value:	1h Excludes DWord (0,1)	
		Format:	=n Total Length - 2	
1	31:0	Semaphore Data Dword		
		Format:		U32
		Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.		
2	31:0	Reserved		
		Format:		MBZ



MI_SEMAPHORE_MBOX

MI_SEMAPHORE_MBOX							
Project:	HSW						
Source:	VideoEnhancementCS						
Length Bias:	2						
DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode Default Value: 16h MI_SEMAPHORE_MBOX Format: OpCode					
	22:21	Reserved Format: MBZ					
	20	Reserved Default Value: 1h Format: Must Be One					
	19	Reserved Format: MBZ					
	18	Reserved Default Value: 1h Format: Must Be One					
	17:16	Register Select This field indicates the synchronization register to be used for comparison with the inline data. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>BCS register (VEBSYNC)</td></tr><tr><td>1</td><td>VCS register (VEVSYNC)</td></tr></tbody></table>	Value	Name	0	BCS register (VEBSYNC)	1
Value	Name						
0	BCS register (VEBSYNC)						
1	VCS register (VEVSYNC)						



MI_SEMAPHORE_MBOX

		2	CS register (VERSYNC)
		3	Reserved
	15:8	Reserved	
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	1h Excludes DWord (0,1)
		Format:	=n Total Length - 2
1	31:0	Semaphore Data Dword	
		Format:	U32
		Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.	
2	31:0	Reserved	
		Format:	MBZ



MI_SEMAPHORE_MBOX

MI_SEMAPHORE_MBOX																						
DWord	Bit	Description																				
0	31:29	Command Type																				
		Default Value:	0h MI_COMMAND																			
		Format:	OpCode																			
	28:23	MI Command Opcode																				
		Default Value:	16h MI_SEMAPHORE_MBOX																			
		Format:	OpCode																			
	22:21	Reserved																				
		Format:	MBZ																			
	20	Reserved																				
		Default Value:	1h																			
		Format:	Must Be One																			
	19	Reserved																				
		Format:	MBZ																			
	18	Reserved																				
		Default Value:	1h																			
		Format:	Must Be One																			
	17:16	Register Select This field indicates the synchronization register to be used for comparison with the inline data.																				
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>RVSYNC</td><td>VCS Register</td><td></td></tr><tr><td>1h</td><td>RVESYNC</td><td>VECS Register</td><td>HSW</td></tr><tr><td>2h</td><td>RBSYNC</td><td>BCS Register</td><td></td></tr><tr><td>3h</td><td>Use General Register Select</td><td></td><td></td></tr></tbody></table>		Value	Name	Description	Project	0h	RVSYNC	VCS Register		1h	RVESYNC	VECS Register	HSW	2h	RBSYNC	BCS Register		3h	Use General Register Select	
Value	Name	Description	Project																			
0h	RVSYNC	VCS Register																				
1h	RVESYNC	VECS Register	HSW																			
2h	RBSYNC	BCS Register																				
3h	Use General Register Select																					
15:14	Reserved																					
	Format:	MBZ																				



MI_SEMAPHORE_MBOX

	13:8	General Register Select Project: HSW If Register Select is 3h, the register used to select which will be compared to specify whether the semaphore compare causes a stall. <table border="1"><tr><td>Register Number</td><td>MMIO Offset</td></tr><tr><td>0</td><td>0x2680</td></tr><tr><td>1</td><td>0x2684</td></tr><tr><td>2-31</td><td>Reserved</td></tr><tr><td>32</td><td>0x24B4</td></tr><tr><td>33</td><td>0x24B8</td></tr></table>	Register Number	MMIO Offset	0	0x2680	1	0x2684	2-31	Reserved	32	0x24B4	33	0x24B8
Register Number	MMIO Offset													
0	0x2680													
1	0x2684													
2-31	Reserved													
32	0x24B4													
33	0x24B8													
	7:0	DWord Length Default Value: 1h Format: =n Total Length - 2. Excludes DWord (0,1).												
1	31:0	Semaphore Data Dword Format: U32 Inline Data Dword to compare with the selected synchronization register. The Data dword is supplied by software to control execution of the command buffer. If the data in the selected synchronization register is greater than this dword, the execution of the command buffer continues.												
2	31:0	Reserved Format: MBZ												



MI_SET_CONTEXT

MI_SET_CONTEXT		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
<p>The MI_SET_CONTEXT command is used to specify the <i>logical</i> context associated with the hardware context. A logical context is an area in memory used to store hardware context information, and the context is referenced via a 2KB-aligned pointer. If the (new) logical context is different (i.e., at a different memory address), the device saves the current HW context values to the current logical context address, and then restores (loads) the new logical context by reading the context from the new address and loading it into the hardware context state. If the logical context address specified in this command matches the current logical context address, this command is effectively treated as a NOOP. Specific to the Render command stream only.</p> <p>This command also includes some controls over the context save/restore process.</p> <ul style="list-style-type: none">• The Force Restore bit can be used to refresh the on-chip device state from the same memory address if the indirect state buffers have been modified.• The Restore Inhibit bit can be used to prevent the new context from being loaded at all. This must be used to prevent an uninitialized context from being loaded. Once software has initialized a context (by setting all state variables to initial values via commands), the context can then be stored and restored normally.• This command is legal only if Execlist Enable in the GFX_MODE register is reset. Otherwise, exelists must be used to switch context in lieu of MI_SET_CONTEXT.• This command needs to be always followed by a single MI_NOOP instruction to correct a silicon issue.• When switching from a generic media context to a 3D context, the generic media state must be cleared via the Generic Media State Clear bit 16 in PIPE_CONTROL (or bit 4 in MI_FLUSH) before saving 3D context.• MI_SET_CONTEXT commands are permitted only within a ring buffer (not within a batch buffer).		

Programming Notes		Project
MI_ARB_ON_OFF with 'Arbitration Enable Reset' set should be programmed before an MI_SET_CONTEXT command. MI_ARB_ON_OFF with 'Arbitration Enable' set should be programmed after an MI_SET_CONTEXT command. This programming ensures that PSMI context switch flows do not conflict with MI_SET_CONTEXT flows.		HSW
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode
		Default Value: 18h MI_SET_CONTEXT



MI_SET_CONTEXT

		Format:	OpCode
22:8	Reserved	Format:	MBZ
7:0	DWord Length	Default Value:	0h
		Format:	=n Total Length - 2. Excludes DWord (0,1).
1	31:12	Logical Context Address	
		Project:	HSW
		Format:	GraphicsAddress[31:12]LogicalContext
		Description	Project
		This field contains the 4KB-aligned graphics memory address of the Logical Context that is to be loaded into the hardware context. If this address is equal to the CCID register associated with the current ring, no load will occur. Prior to loading this new context, the device will save the existing context as required. After the context switch operation completes, this address will be loaded into the associated CCID register.	
		This field needs to be 4KB aligned virtual address.	HSW
11:10	Reserved	Format:	MBZ
9	Reserved	Project:	HSW
		Format:	MBZ
8	Reserved, Must be 1	Format:	Must Be One
7:5	Reserved	Format:	MBZ
4	Core Mode Enable	Project:	DevHSW+
		Format:	Enable
		If set the Context Image will be offset based off the Core ID: If Core ID 0, no offset If Core ID 1, 36KB Offset	
3	Resource Streamer State Save Enable	Project:	DevHSW+
		Format:	Enable
		If set, the resource streamer state identified in the Logical Context Data section of the Memory	



MI_SET_CONTEXT

	Data Formats chapter is saved as part of switching away from this logical context. This bit will be stored in the associated CCID register to control the context save operation when switching away from this context (as part of a subsequent MI_SET_CONTEXT command).								
2	Resource Streamer State Restore Enable <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If set, the resource streamer state identified in the Logical Context Data section of the Memory Data Formats chapter is loaded (or restored) as part of switching to this logical context. This bit affects the switch (if required) to the context specified in Logical Context Address. This bit will also be stored in the associated CCID register to control a subsequent context save operation when switching to this context (as part of a subsequent ring buffer switch).</p> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>Resource Streamer State Restore Enable bit should be set when Resource Streamer State Save Enable is set irrespective of Restore Inhibit set.</td><td>HSW</td></tr></tbody></table>	Project:	DevHSW+	Format:	Enable	Programming Notes	Project	Resource Streamer State Restore Enable bit should be set when Resource Streamer State Save Enable is set irrespective of Restore Inhibit set.	HSW
Project:	DevHSW+								
Format:	Enable								
Programming Notes	Project								
Resource Streamer State Restore Enable bit should be set when Resource Streamer State Save Enable is set irrespective of Restore Inhibit set.	HSW								
1	Force Restore When switching to this logical context a comparison between Logical Context Address and the contents of the CCID register is performed. Normally, matching addresses prevent a context restore from occurring; however, when this bit is set a context restore is forced to occur. This bit cannot be set with Restore Inhibit. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.								
0	Restore Inhibit If set, the restore of the HW context from the logical context specified by Logical Context Address is inhibited (i.e., the existing HW context values are maintained). This bit must be used to prevent the loading of an uninitialized logical context. If clear, the context switch proceeds normally. This bit cannot be set with Force Restore. Note: This bit is not saved in the associated CCID register. It only affects the processing of this command.								



MI_URB_CLEAR

MI_URB_CLEAR			
Project:	HSW		
Source:	RenderCS		
Length Bias:	2		
The MI_URB_CLEAR command allows SW to clear (write zero) to a section in the URB.			
Programming Notes			Project
<ul style="list-style-type: none">The command temporarily halts command execution.This command is part of context save/restore. Only the last instance will be part of context.This command requires the 3D pipeline to be flushed before execution.			
MI_URB_CLEAR must be programmed following MI_SET_CONTEXT and before workload is submitted, when a given context expects URB locations to be initialized to 0x0.			HSW
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	19h MI_URB_CLEAR
		Format:	OpCode
	22:8	Reserved	
		Format:	MBZ
1 Project: DevHSW	7:0	DWord Length	
		Default Value:	0h
		Format:	=n Total Length - 2. Excludes DWord (0,1).
	31:30	Reserved	
		Project:	HSW
		Format:	MBZ
29:16	URB Clear Length		
		Project:	DevHSW+
		This field specifies the number of 256b entries in the URB to be cleared to zero.	
		Value	Name
		[0,16383]	
15	Reserved		



MI_URB_CLEAR

		Project: HSW Format: MBZ
	14:0	URB Address Project: DevHSW+ Format: URBAddress[19:5] 256b aligned This field specifies Bits 19:5 of the URB Address



MI_MATH

MI_MATH			
Project:	HSW		
Source:	RenderCS		
Length Bias:	2		
Description			Project
The MI_MATH command allows SW to send instruction to ALU in Render Command Streamer. MI_MATH command is the means by which ALU can be accessed. ALU instructions form the data payload of MI_MATH command, ALU instruction is dword in size. MI_MATH Dword Length should be programmed based on the number of ALU instruction packed, max number is limited by the max Dword Length supported. When MI_MATH command is parsed by command streamer it outputs the payload dwords (ALU instructions) to the ALU. ALU takes single clock to process any given instruction. Refer to B-spec "Command Streamer (CS) ALU Programming" section in Command Streamer Programming.			
This command is specific to the Render command stream only.			HSW
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	1Ah MI_MATH
		Format:	OpCode
22:8	22:8	Reserved	
		Format:	MBZ
7:6	7:6	Reserved	
		Project:	HSW
		Format:	MBZ
5:0	5:0	DWord Length	
		Default Value:	0h
		Project:	HSW
		Format:	=n Total Length - 2. Excludes DWord (0,1).
1	31:0	ALU INSTRUCTION 1	
		Format:	Table Entry
2	31:0	ALU INSTRUCTION 2	
		Format:	Table Entry



MI_MATH

3..n	31:0	ALU INSTRUCTION n
	Format:	Table Entry



MI_STORE_DATA_IMM

MI_STORE_DATA_IMM						
Project:	HSW					
Source:	VideoEnhancementCS					
Length Bias:	2					
The MI_STORE_DATA_IMM command requests a write of the QWord or DWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).						
Programming Notes						
This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers. If used within a non-secure batch buffer, Use Global GTT must be clear.						
This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).						
This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
	28:23	MI Command Opcode				
		Default Value:	20h MI_STORE_DATA_IMM			
		Format:	OpCode			
22	22	Use Global GTT				
		Project:	All			
		Format:	U1			
		If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. This bit will be ignored and treated as if clear when executing from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be '1' if the Per Process GTT Enable bit is clear.				
	21:8	Reserved				
		Project:	All			
		Format:	MBZ			



MI_STORE_DATA_IMM

	7:0	DWord Length
		Default Value: 0h Excludes DWord (0,1) = 3 for QWord, 2 for DWord
		Format: =n Total Length - 2
1	31:0	Reserved
		Project: All
		Format: MBZ
2	31:2	Address
		Format: GraphicsAddress[31:2]
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.
	1:0	Reserved
		Project: All
		Format: MBZ
3	31:0	Data DWord 0
		Format: U32
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).
4	31:0	Data DWord 1
		Format: U32
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).



MI_STORE_DATA_IMM

MI_STORE_DATA_IMM		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
The MI_STORE_DATA_IMM command requests a write of the QWord or DWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).		
Programming Notes		Project
This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.		
Use Global GTT will not be ignored when in a PPGTT batch buffer. There are no security implications when execlist mode is not used. Execlist mode is not supported.		HSW
This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).		
This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 20h MI_STORE_DATA_IMM Format: OpCode
	22	Use Global GTT Format: U1 If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be '1' if the Per Process GTT Enable bit is clear.
	21:8	Reserved Format: MBZ
	7:0	DWord Length



MI_STORE_DATA_IMM

		Default Value: Format:	0h Excludes DWord (0,1) = 3 for QWord, 2 for DWord =n Total Length - 2
1	31:0	Reserved Format:	MBZ
2	31:2	Address Format:	GraphicsAddress[31:2]
		This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.	
3	31:0	Reserved Format:	MBZ
		Data DWord 0 Format:	U32 FormatDesc
4	31:0	This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).	
		Data DWord 1 Format:	U32 FormatDesc
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).	



MI_STORE_DATA_IMM

MI_STORE_DATA_IMM														
Project:	HSW													
Source:	BlitterCS													
Length Bias:	2													
The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).														
Programming Notes														
This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers). However, the cacheable nature of the transaction is determined by the setting of the "mapping type" in the GTT entry. This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations. All writes to memory generated using this command are expected to finish in order.														
DWord	Bit	Description												
0	31:29	Command Type												
		Default Value:	0h MI_COMMAND											
	28:23	MI Command Opcode												
		Default Value:	20h MI_STORE_DATA_IMM											
22	Use Global GTT													
		Project:	All											
	This bit must be '1' if the Per Process GTT Enable bit is clear.													
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Per Process Graphics Address</td><td></td><td>All</td></tr><tr><td>1h</td><td>Global Graphics Address</td><td>This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.</td><td>All</td></tr></tbody></table>		Value	Name	Description	Project	0h	Per Process Graphics Address		All	1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.
Value	Name	Description	Project											
0h	Per Process Graphics Address		All											
1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.	All											
Programming Notes			Project											
This will not be ignored when in a PPGTT batch buffer. There are no security implications when execlist mode is not used. Execlist mode is not supported.			HSW											
21	Reserved													
	Project:	HSW												



MI_STORE_DATA_IMM

		Format: MBZ
	20:10	Reserved
		Project: All
		Format: MBZ
	9:0	DWord Length
		Default Value: 2h Excludes DWord (0,1) = 2 for DWord, 3 for QWord
		Format: =n Total Length - 2
1 Project: DevHSW	31:0	Reserved
		Project: All
		Format: MBZ
2 Project: DevHSW	31:2	Address Project: All Format: GraphicsAddress[31:2]U32(2) This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.
	1:0	Reserved
		Project: All
		Format: MBZ
3	31:0	Data DWord 0 Project: All Format: U32 This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).
4	31:0	Data DWord 1 Project: All Format: U32 This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).



MI_STORE_DATA_IMM

MI_STORE_DATA_IMM						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
The MI_STORE_DATA_IMM command requests a write of the QWord constant supplied in the packet to the specified Memory Address. As the write targets a System Memory Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).						
Programming Notes						
<ul style="list-style-type: none">This command should not be used within a "non-privilege" batch buffer to access global virtual space, doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation. This command can be used within ring buffers and/or privilege batch buffers to access global virtual space.This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll un-cached memory or device registers).This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
22	28:23	MI Command Opcode				
		Default Value:	20h MI_STORE_DATA_IMM			
		Format:	OpCode			
22	22	Use Global GTT				
		Project:	All			
		Format:	Boolean			
If set, this command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be '1' if the Per Process GTT Enable bit is clear.						



MI_STORE_DATA_IMM

21	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ					
Project:	HSW									
Format:	MBZ									
20:10	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ							
Format:	MBZ									
9:6	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ					
Project:	HSW									
Format:	MBZ									
5:0	DWord Length <table border="1"><tr><td>Default Value:</td><td>2h Excludes DWord (0,1)</td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>=n Total Length - 2. Excludes DWord (0,1)</td></tr></table> Programming Notes Dword Length programmed must not exceed 0x3.	Default Value:	2h Excludes DWord (0,1)	Project:	HSW	Format:	=n Total Length - 2. Excludes DWord (0,1)			
Default Value:	2h Excludes DWord (0,1)									
Project:	HSW									
Format:	=n Total Length - 2. Excludes DWord (0,1)									
1 Project: DevHSW	31:0 Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ					
Project:	HSW									
Format:	MBZ									
2 Project: DevHSW	31:2 Address <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:2]U32(2)</td></tr></table> <p>This field specifies Bits 31:2 of the Address where the DWord will be stored. As the store address must be DWord-aligned, Bits 1:0 of that address MBZ. This address must be 8B aligned for a store "QW" command.</p> 1:0 Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	GraphicsAddress[31:2]U32(2)	Project:	HSW	Format:	MBZ	
Project:	HSW									
Format:	GraphicsAddress[31:2]U32(2)									
Project:	HSW									
Format:	MBZ									
3	31:0 Data DWord 0 <table border="1"><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>	Format:	U32							
Format:	U32									
4	31:0 Data DWord 1 <table border="1"><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32							
Format:	U32									



MI_STORE_DATA_IMM

1).



MI_STORE_DATA_INDEX

MI_STORE_DATA_INDEX			
Project: HSW Source: VideoEnhancementCS Length Bias: 2			
The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).			
Programming Notes			
<ul style="list-style-type: none">• Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.• This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).• This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.			
DWord	Bit	Description	
0	31:29	Command Type	
	31:29	Default Value:	0h MI_COMMAND
	31:29	Format:	OpCode
	28:23	MI Command Opcode	
	28:23	Default Value:	21h MI_STORE_DATA_INDEX
	28:23	Format:	OpCode
	22	Reserved	
21	22	Project:	All
	22	Format:	MBZ
20:8	21	Reserved	
	21	Project:	HSW
	21	Format:	MBZ
7:0	20:8	Reserved	
	20:8	Project:	All
	20:8	Format:	MBZ
DWord Length			



MI_STORE_DATA_INDEX

		<table border="1"> <tr> <td>Default Value:</td><td>0h Excludes DWord (0,1) = 2 for QWord</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table>	Default Value:	0h Excludes DWord (0,1) = 2 for QWord	Project:	All	Format:	=n Total Length - 2				
Default Value:	0h Excludes DWord (0,1) = 2 for QWord											
Project:	All											
Format:	=n Total Length - 2											
1	31:12	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
	11:2	<p>Offset</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U10 Zero-based DWord offset into the HW status page</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[11:2]U32</td></tr> </table> <p>This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED.</p> <p>For a QWord write, the offset is valid down to bit 3 only.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td>[16, 1023]</td><td></td></tr> </tbody> </table>	Project:	All	Format:	U10 Zero-based DWord offset into the HW status page	Format:	GraphicsAddress[11:2]U32	Value	Name	[16, 1023]	
Project:	All											
Format:	U10 Zero-based DWord offset into the HW status page											
Format:	GraphicsAddress[11:2]U32											
Value	Name											
[16, 1023]												
	1:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ						
Project:	All											
Format:	MBZ											
2	31:0	<p>Data DWord 0</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32								
Format:	U32											
3	31:0	<p>Data Word 1</p> <table border="1"> <tr> <td>Format:</td><td>U32</td></tr> </table> <p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>	Format:	U32								
Format:	U32											



MI_STORE_DATA_INDEX

MI_STORE_DATA_INDEX		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 21h MI_STORE_DATA_INDEX Format: OpCode
	22	Reserved Format: MBZ
	21	Reserved Project: HSW Format: MBZ
	20:8	Reserved Format: MBZ
	7:0	DWord Length Default Value: 0h Excludes DWord (0,1) = 2 for QWord Format: =n Total Length - 2



MI_STORE_DATA_INDEX

1	31:12	Reserved				
		Format: MBZ				
	11:2	Offset				
		Format: U10 zero-based DWord offset into the HW status page Format: GraphicsAddress[11:2]U32				
This field specifies the offset (into the hardware status page) to which the data will be written. For a QWord write, the offset is valid down to bit 3 only.						
<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[16, 1023]</td><td></td></tr></tbody></table>		Value	Name	[16, 1023]		
Value	Name					
[16, 1023]						
Programming Notes						
The first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED.						
1:0	Reserved					
	Format: MBZ					
2	31:0	Data DWord 0				
		Format: U32 FormatDesc				
	This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).					
3	31:0	Data Word 1				
		Format: U32 FormatDesc				
	This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).					



MI_STORE_DATA_INDEX

MI_STORE_DATA_INDEX			
Project: HSW Source: RenderCS Length Bias: 2			
The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).			
Programming Notes			
<ul style="list-style-type: none">• Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED.• This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers).• This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete eventually, there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	21h MI_STORE_DATA_INDEX
		Format:	OpCode
	22	Reserved	
21		Project:	HSW
		Format:	MBZ
	20:8	Reserved	
7:0		Format:	MBZ
	DWord Length		
		Default Value:	1h
		Format:	=n Total Length - 2. Excludes DWord (0,1) = 1 for DWord, 2 for QWord.



MI_STORE_DATA_INDEX

1	31:12	Reserved	Format:	MBZ		
		Offset	Format: U10 zero-based DWord offset into the HW status page.			
	11:2	Format:	HardwareStatusPageOffset[11:2]U32			
		<p>This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store QW command.</p>				
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[16, 1023]</td><td></td></tr></tbody></table>		Value	Name	[16, 1023]
Value	Name					
[16, 1023]						
1:0	Reserved	Format:	MBZ			
2	31:0	Data DWord 0	Format:	U32		
		<p>This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).</p>				
3	31:0	Data DWord 1	Format:	U32		
		<p>This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).</p>				



MI_STORE_DATA_INDEX

MI_STORE_DATA_INDEX						
Project:	HSW					
Source:	BlitterCS					
Length Bias:	2					
The MI_STORE_DATA_INDEX command requests a write of the data constant supplied in the packet to the specified offset from the System Address defined by the Hardware Status Page Address Register. As the write targets a System Address, the write operation is coherent with the CPU cache (i.e., the processor cache is snooped).						
Programming Notes						
Use of this command with an invalid or uninitialized value in the Hardware Status Page Address Register is UNDEFINED. This command can be used for general software synchronization through variables in cacheable memory (i.e., where software does not need to poll uncached memory or device registers). This command simply initiates the write operation with command execution proceeding normally. Although the write operation is guaranteed to complete "eventually", there is no mechanism to synchronize command execution with the completion (or even initiation) of these operations.						
DWord	Bit	Description				
0	31:29	Command Type	Default Value: 0h MI_COMMAND			
	28:23	MI Command Opcode	Default Value: 21h MI_STORE_DATA_INDEX			
	22	Reserved	Project: All Format: MBZ			
	21	Reserved	Project: HSW Format: MBZ			
	20:8	Reserved	Project: All Format: MBZ			
	7:0	DWord Length	Default Value: 1h Excludes DWord (0,1) = 1 for DWord, 2 for QWord Format: =n Total Length - 2			
	31:12	Reserved	Project: All			



MI_STORE_DATA_INDEX

		Format:	MBZ					
	11:2	Offset						
		Project: All						
		Format: U10 zero-based DWord offset into the HW status page.						
		Format: HardwareStatusPageOffset[11:2]U32						
		This field specifies the offset (into the hardware status page) to which the data will be written. Note that the first few DWords of this status page are reserved for special-purpose data storage - targeting these reserved locations via this command is UNDEFINED. This address must be 8B aligned for a store "QW" command.						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[16, 1023]</td><td></td></tr></tbody></table>			Value	Name	[16, 1023]	
Value	Name							
[16, 1023]								
	1:0	Reserved						
		Project: All						
		Format: MBZ						
2	31:0	Data DWord 0						
		Project: All						
		Format: U32						
		This field specifies the DWord value to be written to the targeted location. For a QWord write this DWord is the lower DWord of the QWord to be reported (DW 0).						
3	31:0	Data DWord 1						
		Project: All						
		Format: U32						
		This field specifies the upper DWord value to be written to the targeted QWord location (DW 1).						



MI_LOAD_REGISTER_IMM

MI_LOAD_REGISTER_IMM			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	Format:	OpCode
		MI Command Opcode	
	22:12	Default Value:	22h MI_LOAD_REGISTER_IMM
		Format:	OpCode
	11:8	Reserved	
		Format:	MBZ
	7:0	Byte Write Disables	
		Format:	Enable[4] (bit 8 corresponds to Data DWord [7:0]).
		Range: Must specify a valid register write operation	
		If [11:8] is '1111b', then the register write will not occur. If [11:8] is '0000b', then the register DW will be updated. Any other value, the behavior will be specifically specified by the register or the behavior is undefined.	
1	31:23	DWord Length	
		Default Value:	0h Excludes DWord (0,1)
	22:2	Format:	=n Total Length - 2
		Register Offset	
	1:0	Format:	MmioAddress[22:2]
		This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset). Mapped	
	1:0	Reserved	



MI_LOAD_REGISTER_IMM

		Format:	MBZ
2	31:0	Data DWord Format: U32 FormatDesc This field specifies the DWord value to be written to the targeted location.	



MI_LOAD_REGISTER_IMM

MI_LOAD_REGISTER_IMM		
Project:	HSW	
Source:	VideoEnhancementCS	
Length Bias:	2	
<p>The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range). The register is loaded before the next command is executed.</p> <ul style="list-style-type: none">• The behavior of this command is controlled by Dword 3, Bit 8 (Disable Register Access) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.• If this command is executed from a batch buffer then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH_BUFFER_START Command. If the batch buffer is non-secure then the command stream converts this command to a NOOP. <p>The following addresses should NOT be used for LRIs</p> <ol style="list-style-type: none">1. 0x8800 - 0x88FF2. >= 0x40000		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 22h MI_LOAD_REGISTER_IMM Format: OpCode
	22:12	Reserved Project: All Format: MBZ
	11:8	Byte Write Disables Project: All Format: Enable[4] (bit 8 corresponds to Data DWord [7:0]). Range: Must specify a valid register write operation If [11:8] is '1111b', then the register write will not occur. If [11:8] is '0000b', then the register DW will be updated. Any other value, the behavior will be specifically specified by the register or the behavior is undefined.



MI_LOAD_REGISTER_IMM

	7:0	DWord Length Default Value: 0h Excludes DWord (0,1) Project: All Format: =n Total Length - 2
1	31:23	Reserved Project: All Format: MBZ
	22:2	Register Offset Project: All Format: MmioAddress[22:2] This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).Mapped
	1:0	Reserved Project: All Format: MBZ
2	31:0	Data DWord Project: All Format: U32 This field specifies the DWord value to be written to the targeted location.



MI_LOAD_REGISTER_IMM

MI_LOAD_REGISTER_IMM	
Project:	HSW
Source:	RenderCS
Length Bias:	2
The MI_LOAD_REGISTER_IMM command requests a write of up to a DWord constant supplied in the command to the specified Register Offset (i.e., offset into Memory-Mapped Register Range).	
Programming Notes	
A stalling flush must be sent down pipeline before issuing this command. The behavior of this command is controlled by Dword 3, Bit 8 (Disable Register Access) of the RINGBUF register. If this command is disallowed then the command stream converts it to a NOOP.	
If this command is executed from a BB then the behavior of this command is controlled by Dword 0, Bit 8 (Security Indicator) of the BATCH_BUFFER_START Command. If the batch buffer is insecure then the command stream converts this command to a NOOP. Note that the corresponding ring buffer must allow a register update for this command to execute.	
To ensure this command gets executed before upcoming commands in the ring, either a stalling pipeControl should be sent after this command, or MMIO 0x20C0 bit 7 should be set to 1.	
When base address of 0x180000 is added to the Register Offset, when executed will result in updating of the register in the other GT in GTB mode of operation then the GT from which this instruction is executed. When this instruction is executed by Command Streamer with COREID-0 will result in updating the register in GT with COREID-1 and vice versa, when base address of 0x180000 is added to the register offset.	
The following addresses should NOT be used for LRIs:	
1. 0x8800 - 0x88FF 2. >= 0xC0000	
Limited LRI cycles to the Display Engine 0x40000-0xBFFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.	

DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	MI Command Opcode
		Default Value: 22h MI_LOAD_REGISTER_IMM
		Format: OpCode
	22:13	Reserved
		Format: MBZ
	12	Reserved



MI_LOAD_REGISTER_IMM

		Project: HSW
	11:8	Byte Write Disables Format: Enable[4] Bit 8 corresponds to Data DWord [7:0] Range: Must specify a valid register write operation If [11:8] is '1111b', then this command will behave as a NOOP. Otherwise, the value is forwarded to the destination register.
	7:0	DWord Length Default Value: 1h Excludes DWord (0,1) Format: =n Total Length - 2. Excludes DWord (0,1).
1	31:23	Reserved Format: MBZ
1	22:2	Register Offset Format: MmioAddress[22:2] This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).
1	1:0	Reserved Format: MBZ
2	31:0	Data DWord Mask: Bytes Write Disables Format: U32 This field specifies the DWord value to be written to the targeted location.



MI_LOAD_REGISTER_IMM

MI_LOAD_REGISTER_IMM			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
		Default Value:	22h MI_
	22:12	Reserved	
		Project:	All
		Format:	MBZ
1	11:8	Byte Write Disables	
		Format:	Enable[4] Bit 8 corresponds to Data DWord [7:0]
		Range: Must specify a valid register write operation	
		If [11:8] is '1111b', then the register write will not occur.	
		If [11:8] is '0000b', then the register DW will be updated.	
		Any other value, the behavior will be specifically specified by the register or the behavior is undefined.	
	7:0	DWord Length	
2		Default Value:	1h Excludes DWord (0,1)
		Format:	=n Total Length - 2
	31:23	Reserved	
		Format:	MBZ
	22:2	Register Offset	
3		Format:	U21
		Format:	MmioAddress[22:2]
		This field specifies bits [22:2] of the offset into the Memory Mapped Register Range (i.e., this field specifies a DWord offset).	
4	1:0	Reserved	



MI_LOAD_REGISTER_IMM

		Project:	All			
		Format:	MBZ			
2	31:0	Data DWord				
		Mask:	Bytes Write Disables	This field specifies the DWord value to be written to the targeted location.		
		Format:	U32			



MI_UPDATE_GTT

MI_UPDATE_GTT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	Format:	OpCode
		MI Command Opcode	
	22	Default Value:	23h MI_UPDATE_GTT
		Format:	OpCode
	Use Global GTT	Reserved: Must be 1h. Updating Per Process Graphics Address is not supported	
Value			
0h		Per Process Graphics Address	This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.
1h		Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.
Reserved			
Format:			MBZ
DWord Length			
Default Value:		0h Excludes DWord (0,1)	
Format:		=n	
Total Length - 2			



MI_UPDATE_GTT		
1	31:12	Entry Address Format: GraphicsAddress[31:12] This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.
	11:0	Reserved Format: MBZ
2..n	31:0	Entry Data Format: Page Table Entry This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.



MI_UPDATE_GTT

MI_UPDATE_GTT						
Project:	HSW					
Source:	BlitterCS					
Length Bias:	2					
<p>The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow. An MI_FLUSH should be placed before this command, because work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush will also invalidate TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering). This is a privileged command.</p>						
<p>This command is converted to a no-op and an error is flagged if is executed from within a non-secure (PPGTT) batch buffer when execlists are enabled. Note that when execlists are disabled, this command can be executed from a PPGTT batch buffer.</p>						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
	28:23	MI Command Opcode				
		Default Value:	23h MI_UPDATE_GTT			
		Format:	OpCode			
	22	Use Global GTT Reserved: Must be 1h. Updating Per Process Graphics Address is not supported				
Value	Name	Description				
0h	Per Process Graphics Address	This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.				
1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.				
21:6	Reserved					
	Format:	MBZ				
5:0	DWord Length					
	Default Value:	0h Excludes DWord (0,1)				
	Format:	=n				
	Total Length - 2					



MI_UPDATE_GTT

MI_UPDATE_GTT		
1	31:12	Entry Address Format: GraphicsAddress[31:12] This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.
	11:0	Reserved Format: MBZ
2..n	31:0	Entry Data Format: Table Entry This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.



MI_UPDATE_GTT

MI_UPDATE_GTT				
Project:	HSW			
Source:	RenderCS			
Length Bias:	2			
<p>The MI_UPDATE_GTT command is used to update GTT page table entries in a coherent manner and at a predictable place in the command flow.</p> <p>An MI_FLUSH should be placed before this command, since work associated with preceding commands that are still in the pipeline may be referencing GTT entries that will be changed by its execution. The flush also invalidates TLBs and read caches that may become invalid as a result of the changed GTT entries. MI_FLUSH is not required if it can be guaranteed that the pipeline is free of any work that relies on changing GTT entries (such as MI_UPDATE_GTT contained in a paging DMA buffer that is doing only update/mapping activities and no rendering).</p> <p>This is a privileged command.</p> <p>This command is converted to a no-op and an error flagged if it is executed from a non-secure (PPGTT) batch buffer when execlists are enabled. Note that when execlists are disabled, this command can be executed from a PPGTT batch buffer.</p> <p>Note that MI_UPDATE_GTT is mainly for the pages that are strictly used by GT. If driver chooses to update the CPU used pages thru MI_UPDATE_GTT, it needs to write any value to MMIO address 0x101008 to ensure system agent TLBs are invalidated before the new pages can be used.</p> <p>PPGTT updates cannot be done via MI_UPDATE_GTT; gfx driver will have to use MI_STORE_DATA_IMM for PPGTT inline updates.</p>				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	0h MI_COMMAND	
		Format:	OpCode	
28:23	28:23	MI Command Opcode		
		Default Value:	23h MI_UPDATE_GTT	
		Format:	OpCode	
22	22	Use Global GTT		
		Reserved: Must be 1h. Updating Per Process Graphics Address is not supported.		
		Value	Name	Description
		0h	Per Process Graphics Address	This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.
		1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.



MI_UPDATE_GTT

	21:8	Reserved		
		Format:	MBZ	
	7:0	DWord Length		
		Default Value:	0h	
		Format:	=n Total Length - 2. Excludes DWord (0,1).	
		Programming Notes		
		The value of this field must not exceed a value 3Fh when programmed in a batch buffer with resource streamer enabled.		
	HSW			
1	31:12	Entry Address		
		Format:	GraphicsAddress[31:12]	
		This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.		
	11:0	Reserved		
		Format:	MBZ	
2..n	31:0	Entry Data		
		Format:	Table Entry	
		This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in <i>Memory Interface Registers</i> .		



MI_UPDATE_GTT

MI_UPDATE_GTT											
DWord	Bit	Description									
0	31:29	Command Type									
		Default Value:	0h MI_COMMAND								
		Format:	OpCode								
	28:23	MI Command Opcode									
		Default Value:	23h MI_UPDATE_GTT								
22	28:23	MI Command Opcode									
		Default Value:	OpCode								
	22	Use Global GTT									
		Reserved: Must be 1h. Updating Per Process Graphics Address is not supported									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Per Process Graphics Address</td><td>This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.</td></tr><tr><td>1h</td><td>Global Graphics Address</td><td>This command will use the global GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.</td></tr></tbody></table>		Value	Name	Description	0h	Per Process Graphics Address	This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.	1h	Global Graphics Address
Value	Name	Description									
0h	Per Process Graphics Address	This command will use the Per Process GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.									
1h	Global Graphics Address	This command will use the global GTT to translate the Address and this command must be executing from the ring or a privileged (secure) batch buffer when execlists are enabled.									
21:6	21:6	Reserved									
		Format:	MBZ								
	5:0	DWord Length									
		Default Value:	0h Excludes DWord (0,1)								
		Format:	=n								



MI_UPDATE_GTT		
		Total Length - 2
1	31:12	Entry Address Format: GraphicsAddress[31:12] This field simply holds the DW offset of the first table entry to be modified. Note that one or more of the upper bits may need to be 0, i.e., for a 2G aperture, bit 31 MBZ.
	11:0	Reserved Format: MBZ
2..n	31:0	Entry Data Format: Page Table Entry This Dword becomes the new page table entry. See PPGTT/Global GTT Table Entries (PTEs) in Memory Interface Registers.



MI_STORE_REGISTER_MEM

MI_STORE_REGISTER_MEM	
Project:	HSW
Source:	CommandStreamer
Length Bias:	2
The MI_STORE_REGISTER_MEM command requests a register read from a specified memory mapped register location in the device and store of that DWord to memory. The register address is specified along with the command to perform the read.	
Programming Notes	
<ul style="list-style-type: none">The command temporarily halts command execution.The memory address for the write is snooped on the host bus.This command should not be used from within a "non-privilege" batch buffer to access global virtual space. doing so will be treated as privilege access violation. Refer "User Mode Privilege Command" in MI_BATCH_BUFFER_START command section to know HW behavior on encountering privilege access violation. This command can be used within ring buffers and/or "privilege" batch buffers to access global virtual space.This command will cause undefined data to be written to memory if given register addresses for the PGTBL_CTL_0 or FENCE registers.	

DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 24h MI_STORE_REGISTER_MEM Format: OpCode
	22	Use Global GTT Format: Boolean It is allowed for this bit to be set when executing this command from a privileged (secure) batch or ring buffer. This bit must be clear when programmed from within a non-privileged batch buffer. This bit must be 1 if the Per Process GTT Enable bit is clear. This command will



MI_STORE_REGISTER_MEM

		use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.								
21	Reserved	<table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Source:</td><td>BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW+	Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS	Format:	MBZ		
Project:	DevHSW+									
Source:	BlitterCS, VideoCS, VideoCS2, VideoEnhancementCS									
Format:	MBZ									
21	Predicate Enable	<table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Source:</td><td>RenderCS</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.</p>	Project:	DevHSW+	Source:	RenderCS	Format:	U1		
Project:	DevHSW+									
Source:	RenderCS									
Format:	U1									
20:8	Reserved	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
7:0	DWord Length	<table border="1"> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>1h</td><td>Excludes DWord (0,1) [Default]</td><td>HSW</td></tr> </tbody> </table>	Format:	=n Total Length - 2	Value	Name	Project	1h	Excludes DWord (0,1) [Default]	HSW
Format:	=n Total Length - 2									
Value	Name	Project								
1h	Excludes DWord (0,1) [Default]	HSW								
1	31:23	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	22:2	Register Address <table border="1"> <tr> <td>Format:</td><td>MMIOAddress[22:2]MMIO_Register</td></tr> </table> <p>This field specifies Bits 22:2 of the Register offset the DWord will be read from. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.</p> <table border="1"> <tr> <td>Programming Notes</td></tr> <tr> <td> <ul style="list-style-type: none"> • Storing a VGA register is not permitted and will store an UNDEFINED value. • The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified. </td></tr> </table>	Format:	MMIOAddress[22:2]MMIO_Register	Programming Notes	<ul style="list-style-type: none"> • Storing a VGA register is not permitted and will store an UNDEFINED value. • The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified. 				
Format:	MMIOAddress[22:2]MMIO_Register									
Programming Notes										
<ul style="list-style-type: none"> • Storing a VGA register is not permitted and will store an UNDEFINED value. • The values of PGTBL_CTL0 or any of the FENCE registers cannot be stored to memory; UNDEFINED values will be written to memory if the addresses of these registers are specified. 										
	1:0	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
2 Project:	31:2	Memory Address <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table>	Project:	HSW						
Project:	HSW									



MI_STORE_REGISTER_MEM

DevHSW		Format:	GraphicsAddress[31:2]MMIO_Register
		This field specifies the address of the memory location where the register value specified in the DWord above will be written. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register	
1:0	Reserved	Project:	HSW
		Format:	MBZ



MI_FLUSH_DW

MI_FLUSH_DW		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode Default Value: 26h MI_FLUSH_DW
	22	Reserved Project: All Format: U1
	21	Store Data Index Project: HSW Format: U1 This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the hardware status page. If this bit is set, this command will index into the per-process hardware status page if executed from within a non-secure batch buffer and if the Per-Process Virtual Address Space and Execlist Enable bit is set. Else the Global HW status page is used.
	20:19	Reserved Project: All Format: MBZ
	18	TLB Invalidate Project: HSW Format: U1
		Description Project
		If ENABLED, all TLBs belonging to Blitter Engine will be invalidated once the flush



MI_FLUSH_DW

		operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.																					
		If GFX_MODE (0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.	HSW																				
17	Reserved	Project: DevHSW+ Format: MBZ																					
16	Reserved	Project: All Format: MBZ																					
15:14	Post-Sync Operation	Project: HSW BitFieldDesc																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>No Write</td><td>No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.</td><td>HSW</td></tr><tr><td>1h</td><td>Write Immediate Data QWord</td><td>Write the QWord containing Immediate Data Low, High DWs to the Destination Address</td><td>HSW</td></tr><tr><td>2h</td><td>Reserved</td><td>Reserved</td><td>HSW</td></tr><tr><td>3h</td><td></td><td>Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.</td><td>HSW</td></tr></tbody></table>	Value	Name	Description	Project	0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	HSW	1h	Write Immediate Data QWord	Write the QWord containing Immediate Data Low, High DWs to the Destination Address	HSW	2h	Reserved	Reserved	HSW	3h		Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.	HSW	
Value	Name	Description	Project																				
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	HSW																				
1h	Write Immediate Data QWord	Write the QWord containing Immediate Data Low, High DWs to the Destination Address	HSW																				
2h	Reserved	Reserved	HSW																				
3h		Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.	HSW																				
		Programming Notes																					
		If executed in a non-secure batch buffer, the address given is in a PPGTT address space. If in a secure ring or batch, the address given is in GTT space.																					
13:10	Reserved	Project: All Format: MBZ																					
9	Reserved	Project: HSW Format: MBZ																					
8	Notify Enable	Project: HSW Format: U1																					
		If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in																					



MI_FLUSH_DW

		Memory Interface Registers for details.														
	7:6	Reserved <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	5:0	DWord Length <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table>	Project:	All	Format:	=n Total Length - 2										
Project:	All															
Format:	=n Total Length - 2															
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>2h</td> <td>Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]</td> <td>HSW</td> </tr> </tbody> </table>	Value	Name	Project	2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW								
Value	Name	Project														
2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW														
1	31:3	Address <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:3]U28</td> </tr> </table> <p>This field specifies Bits 31:3 of the Address where the DWord or QWord will be stored. Note that the address can only be QWord aligned, irrespective of data size.</p>	Project:	HSW	Format:	GraphicsAddress[31:3]U28										
Project:	HSW															
Format:	GraphicsAddress[31:3]U28															
	2	Destination Address Type <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> </table> <p>Defines address space of Destination Address</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>PPGTT</td> <td>Use PPGTT address space for DW write</td> <td>All</td> </tr> <tr> <td>1h</td> <td>GGTT</td> <td>Use GGTT address space for DW write</td> <td>All</td> </tr> </tbody> </table> <p>Programming Notes</p> <p>Ignored if "No write" is the selected in Operation.</p>	Project:	All	Value	Name	Description	Project	0h	PPGTT	Use PPGTT address space for DW write	All	1h	GGTT	Use GGTT address space for DW write	All
Project:	All															
Value	Name	Description	Project													
0h	PPGTT	Use PPGTT address space for DW write	All													
1h	GGTT	Use GGTT address space for DW write	All													
	1:0	Reserved <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
2..3 Project: DevHSW	31:0	Immediate Data <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h</p> <p>Drivers cannot send a QW write when bit 5 of the address is '1'</p>	Project:	HSW												
Project:	HSW															



MI_FLUSH_DW

MI_FLUSH_DW			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
	28:23	MI Command Opcode	
		Default Value:	26h MI_FLUSH_DW
	22	Reserved	
		Project:	All
	21	Store Data Index	
		Project:	All
		Format:	U1
This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the hardware status page. If this bit is set, this command will index into the per-process hardware status page if executed from within a non-secure batch buffer and if the Per-Process Virtual Address Space and Exelist Enable bit is set. Else the Global HW status page is used.			
20:19	Reserved		
		Project:	All
18	TLB Invalidate		
		Format:	MBZ
		Project:	All
		Format:	U1



MI_FLUSH_DW

		Description	Project
		If ENABLED, all TLBs belonging to Video Enhancement Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.	
		If GFX_MODE (0x229c) bit 13, this command will cause a config write to MMIO register space with the address 0x4f100.	HSW
17	Reserved	Project: DevHSW+ Format: MBZ	
16	Reserved	Project: All Format: MBZ	
15:14	Post-Sync Operation	Project: All	
Value	Name	Description	Project
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	All
1h	Write Immediate Data	Write the QWord containing Immediate Data Low, High DWs to the Destination Address	All
2h	Reserved	Reserved	All
3h	Write TIMESTAMP register	Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.	
Programming Notes			
If executed in non-secure batch buffer, the address given will be in a PPGTT address space. If in a secure ring or batch, address given will be in GGTT space			
13:10	Reserved	Project: All Format: MBZ	
9	Reserved	Project: HSW Format: MBZ	
8	Notify Enable	Project: All Format: U1	



MI_FLUSH_DW

		If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.														
	7	Reserved <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	6	Reserved <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table>	Project:	HSW												
Project:	HSW															
	5:0	DWord Length <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: right; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">2h</td> <td style="text-align: center; padding: 2px;">Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]</td> <td style="text-align: right; padding: 2px;">HSW</td> </tr> </tbody> </table>	Project:	All	Format:	=n Total Length - 2	Value	Name	Project	2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW				
Project:	All															
Format:	=n Total Length - 2															
Value	Name	Project														
2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW														
1	31:3	Address <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>GraphicsAddress[31:3]U28</td> </tr> </table> <p>This field specifies Bits 31:3 of the Address where the DWord or QWord will be stored. Note that the address can only be QWord aligned, irrespective of data size.</p>	Project:	All	Format:	GraphicsAddress[31:3]U28										
Project:	All															
Format:	GraphicsAddress[31:3]U28															
	2	Destination Address Type <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> </table> <p>Defines address space of Destination Address</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> <th style="text-align: right; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">PPGTT</td> <td style="text-align: center; padding: 2px;">Use PPGTT address space for DW write</td> <td style="text-align: right; padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">GGTT</td> <td style="text-align: center; padding: 2px;">Use GGTT address space for DW write</td> <td style="text-align: right; padding: 2px;">All</td> </tr> </tbody> </table> <p style="text-align: center;">Programming Notes</p> <p>Ignored if "No write" is the selected in Operation.</p>	Project:	All	Value	Name	Description	Project	0h	PPGTT	Use PPGTT address space for DW write	All	1h	GGTT	Use GGTT address space for DW write	All
Project:	All															
Value	Name	Description	Project													
0h	PPGTT	Use PPGTT address space for DW write	All													
1h	GGTT	Use GGTT address space for DW write	All													
	1:0	Reserved <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
2.3 Project: DevHSW	31:0	Immediate Data <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> </table> <p>This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h</p>	Project:	HSW												
Project:	HSW															



MI_FLUSH_DW

Drivers cannot send a QW write when bit 5 of the address is '1'



MI_FLUSH_DW

MI_FLUSH_DW		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND
	28:23	MI Command Opcode Default Value: 26h MI_FLUSH_DW
	22	Reserved Project: HSW
	21	Store Data Index Project: HSW Format: U1 This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the hardware status page. If this bit is set, this command will index into the per-process hardware status page if executed from within a non-secure batch buffer and if the Per-Process Virtual Address Space and Execlist Enable bits is set. Else the Global HW status page is used.
	20:19	Reserved Format: MBZ
	18	TLB Invalidate Project: HSW Format: U1 If ENABLED, all TLBs belonging to Video Engine will be invalidated once the flush operation is complete. This bit is only valid when the Post-Sync Operation field is a value of 1h or 3h.
	17	Reserved Project: DevHSW+
	16	
	15	



MI_FLUSH_DW

		Format:	MBZ
16	Reserved		
	Format:		
15:14	Post-Sync Operation		
	Project:		
	BitFieldDesc		
Value	Name	Description	Project
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	
1h	Write Immediate Data	HW implicitly detects the Data size to be Qword or Dword to be written to memory based on the command dword length programmed . When Dword Length indicates Qword, Writes the QWord containing Immediate Data Low, High DWs to the Destination Address . When Dword Length indicates Dword, Writes the DWord containing Immediate Data Low to the Destination Address	
2h	Reserved	Reserved	
3h		Write the TIMESTAMP register to the Destination Address with a granularity of 80ns. The upper 28 bits of the TIMESTAMP register are tied to '0'.	HSW
Programming Notes			
13:10	Reserved		
	Project:		
	Format:		
9	Reserved		
	Project:		
	Format:		
8	Notify Enable		
	Project:		
	Format:		
	If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.		



MI_FLUSH_DW

	7	Video Pipeline Cache invalidate Project: HSW Format: U1 Enable the invalidation of the video cache at the end of this flush									
	6	Reserved Project: HSW									
	5:0	DWord Length Format: =n Total Length - 2									
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>2h</td><td>Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]</td><td>HSW</td></tr></tbody></table>	Value	Name	Project	2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW			
Value	Name	Project									
2h	Excludes DWord (0,1) = 1 for DWord, 2 for QWord [Default]	HSW									
1	31:3	Address Format: GraphicsAddress[31:3]U28 This field specifies Bits 31:3 of the Address where the DWord or QWord will be stored. Note that the address can only be QWord aligned, irrespective of data size.									
	2	Destination Address Type Defines address space of Destination Address <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>PPGTT</td><td>Use PPGTT address space for DW write</td></tr><tr><td>1h</td><td>GGTT</td><td>Use GGTT address space for DW write</td></tr></tbody></table> Programming Notes Ignored if "No write" is the selected in Operation.	Value	Name	Description	0h	PPGTT	Use PPGTT address space for DW write	1h	GGTT	Use GGTT address space for DW write
Value	Name	Description									
0h	PPGTT	Use PPGTT address space for DW write									
1h	GGTT	Use GGTT address space for DW write									
	1:0	Reserved Format: MBZ									
2..3 Project: DevHSW	31:0	Immediate Data Project: HSW This field specifies the DWord value to be written to the targeted location. DW2 is the lower DW if QW is desired. Only valid when 15:14 in header is set to 1h. Drivers cannot send a QW write when bit 5 of the address is '1'									



MI_CLFLUSH

MI_CLFLUSH			
Project:	HSW		
Source:	RenderCS		
Length Bias:	2		
Flushes out the page given in the command out to system memory. This command is specific to the render engine. This command is not privileged.			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	27h Store DW MI_CLFLUSH
		Format:	OpCode
	22	Use Global GTT	This bit will be ignored and treated as if clear when executing from a non-privileged batch buffer. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer. This bit must be 1 if the Per Process GTT Enable bit is clear.
		Value	Name
		0h	Per Process Graphics Address
		1h	Global Graphics Address
		This command will use the global GTT to translate the Address and this command must be executing from a privileged (secure) batch buffer.	
21:10	Reserved		
		Format:	MBZ
	9:0	DWord Length	
		Default Value:	1h
		Format:	=n Total Length - 2. Excludes DWord (0,1).
		Programming Notes	
		The value of this field must not exceed a value 3Fh when programmed in a batch buffer with resource streamer enabled.	
	1	Page Base Address	
		Format:	GraphicsAddress[31:12]
		4KB aligned Page Address which software requires hardware to flush to DRAM.	



MI_CLFLUSH

MI_CLFLUSH			
	11:6	Starting Cacheline Offset	
		Format:	U6 Zero based starting cacheline offset to the Page Base Address.
	5:0	Reserved	
		Format:	MBZ
2	31:16	Reserved	
		Format:	MBZ
	15:0	Page Base Address High	
		Format:	GraphicsAddress[47:32]
		This field specifies the 4GB aligned base address of gfx 4GB virtual address space within the host's 64-bit virtual address space.	
3..n	31:0	DW Representing a Half Cache Line	
		Format:	MBZ
		The information given to hardware is the DW itself, not the contents. Hardware uses the DW count of the command to determine the offset from the base to flush out. The offset is $\frac{1}{2}$ cache line (8 DW = 1HW) granular so for a full page, the command will need 4096 bytes / 4 bytes per DW / 8 DW per HW = 128 DW.	
		Programming Notes	
		Always even number of "DW Representing 1/2 cacheline" terms must be programmed.	



MI_LOAD_REGISTER_MEM

MI_LOAD_REGISTER_MEM	
Project:	HSW
Source:	RenderCS, BlitterCS, VideoCS, VideoEnhancementCS
Length Bias:	2
The MI_LOAD_REGISTER_MEM command requests from a memory location and stores that DWord to a register.	
Programming Notes	
The command temporarily halts commands that will cause cycles down the 3D pipeline.	
The following addresses should NOT be used for LRIs:	
<ul style="list-style-type: none">• 0x8800 - 0x88FF• >= 0xC0000	
Limited LRI cycles to the Display Engine 0x40000-0xBFFF) are allowed, but must be spaced to allow only one pending at a time. This can be done by issuing an SRM to the same address immediately after each LRI.	
Any updates to the memory location exercised by this command must be ensured to be coherent in memory prior to programming of this command. This must be achieved by programming "16" dummy MI_STORE_DATA_IMM (write to scratch space) commands prior to programming of this command.	HSW
Example: MI_STORE_REGISTE_MEM (0x2288, 0x2CF0_0000) MI_STORE_DATA_IMM (16 times) (Dummy data, Scratch Address) MI_LOAD_REGISTER_MEM(0x2288, 0x2CF0_0000)	

DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 29h MI_LOAD_REGISTER_MEM Format: OpCode
	22	Use Global GTT Format: Boolean This bit if set when executing from a non-privileged batch buffer will be treated as privilege access violation. It is allowed for this bit to be clear when executing this command from a privileged (secure) batch buffer or ring buffer. This command will use the global GTT to



MI_LOAD_REGISTER_MEM

		translate the Address and this command must be executing from a privileged (secure) batch buffer.				
	21	Async Mode Enable If this bit is set then the command stream will not wait for completion of this command before executing the next command. Please refer to the LOAD_INDIRECT and Predicate registers for usage of this bit.				
	20:8	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
	7:0	DWord Length <table border="1"><tr><td>Default Value:</td><td>1h Excludes DWord (0,1)</td></tr><tr><td>Format:</td><td>=n Total Length - 2. Excludes DWord (0,1).</td></tr></table>	Default Value:	1h Excludes DWord (0,1)	Format:	=n Total Length - 2. Excludes DWord (0,1).
Default Value:	1h Excludes DWord (0,1)					
Format:	=n Total Length - 2. Excludes DWord (0,1).					
1	31:23	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
	22:2	Register Address Format: <table border="1"><tr><td>MMIOAddress[22:2]</td><td></td></tr></table> This field specifies Bits 22:2 of the Register offset the DWord will be written to. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.	MMIOAddress[22:2]			
MMIOAddress[22:2]						
	1:0	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
2 Project: DevHSW	31:2	Memory Address <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:2]</td></tr></table> This field specifies the address of the memory location where the register value specified in the DWord above will read from. The address specifies the DWord location of the data. Range = GraphicsVirtualAddress[31:2] for a DWord register	Project:	HSW	Format:	GraphicsAddress[31:2]
Project:	HSW					
Format:	GraphicsAddress[31:2]					
	1:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					



MI_LOAD_REGISTER_REG

MI_LOAD_REGISTER_REG		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 2Ah Format: OpCode
	22:8	Reserved Format: MBZ
	7:0	DWord Length Default Value: 1h Format: =n Total Length - 2. Excludes DWord (0,1).
1	31:23	Reserved Format: MBZ
	22:2	Source Register Address Format: MMIOAddress[22:2]MMIO_Register This field specifies Bits 22:2 of the Register offset the DWord will be written to. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.
	1:0	Reserved Format: MBZ



MI_LOAD_REGISTER_REG

2	31:23	Reserved Format: [] MBZ
	22:2	Destination Register Address Format: [] MMIOAddress[22:2]MMIO_Register This field specifies Bits 22:2 of the Register offset the DWord will be written to. As the register address must be DWord-aligned, Bits 1:0 of that address MBZ.
	1:0	Reserved Format: [] MBZ



MI_RS_STORE_DATA_IMM

MI_RS_STORE_DATA_IMM										
DWord	Bit	Description								
0	31:29	Command Type								
	Default Value:	0h MI_COMMAND								
	Format:	OpCode								
	28:23	MI Command Opcode								
	Default Value:	2Bh								
	Format:	OpCode								
	MI_RS_STORE_DATA_IMM									
	22	Use Global GTT								
	Project:	DevHSW:GT3:A								
	This bit must be 1 if the Per Process GTT Enable bit is clear.									
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Graphics Address [Default]</td><td>If in PPGTT mode, this will send the data to PPGTT space, else global GTT space.</td></tr><tr><td>1h</td><td>Global Graphics Address</td><td>This command will use the global GTT to translate the Address. This command must be executed in a secure buffer (ring or secure batch).</td></tr></tbody></table>		Value	Name	Description	0h	Graphics Address [Default]	If in PPGTT mode, this will send the data to PPGTT space, else global GTT space.	1h	Global Graphics Address
Value	Name	Description								
0h	Graphics Address [Default]	If in PPGTT mode, this will send the data to PPGTT space, else global GTT space.								
1h	Global Graphics Address	This command will use the global GTT to translate the Address. This command must be executed in a secure buffer (ring or secure batch).								
22	Reserved									
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A)									
Format:	MBZ									
21	Reserved									
20:8	Reserved									
Format:	MBZ									
7:0	DWord Length									
Default Value:	2h									
Format:	=n Total Length - 2. Excludes DWord (0,1).									



MI_RS_STORE_DATA_IMM

1 Project: DevHSW	31:0	Reserved Project: Format: HSW MBZ						
2 Project: DevHSW	31:2	Destination Address Project: Format: HSW GraphicsAddress[31:2] <table><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>This field specifies Bits 31:2 of the Address where the DWord will be stored.</td><td></td></tr><tr><td>When render engine is PPGTT enabled this Address is translated using PPGTT, else GTT is used for translation.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A)</td></tr></tbody></table>	Description	Project	This field specifies Bits 31:2 of the Address where the DWord will be stored.		When render engine is PPGTT enabled this Address is translated using PPGTT, else GTT is used for translation.	DevHSW, EXCLUDE(DevHSW:GT3:A)
Description	Project							
This field specifies Bits 31:2 of the Address where the DWord will be stored.								
When render engine is PPGTT enabled this Address is translated using PPGTT, else GTT is used for translation.	DevHSW, EXCLUDE(DevHSW:GT3:A)							
1	1	Reserved Project: Format: HSW MBZ						
0	0	Core Mode Enable Project: This bit is set then the address will be offset by the Core ID:If Core ID 0, then there is no offset;If Core ID 1, then the Memory is offset by the size of the data.						
3	31:0	Data DWord 0 Format: U32 This field specifies the DWord value to be written to the targeted location.						



MI_LOAD_URB_MEM

MI_LOAD_URB_MEM		
DWord	Bit	Description
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode
	28:23	MI Command Opcode Default Value: 2Ch MI_LOAD_URB_MEM Format: OpCode
	22:8	Reserved Format: MBZ
	7:0	DWord Length Default Value: 1h Format: =n Total Length - 2. Excludes DWord (0,1).
1	31:15	Reserved Format: MBZ
	14:2	URB Address This field specifies Bits 14:2 of the URB offset the DWord will be written in the URB. This command only supports writing below 32KB of the URB space.
	1:0	Reserved Format: MBZ
2 Project: DevHSW	31:6	Memory Address Project: HSW Format: GraphicsAddress[31:6] This field specifies the address of the location of where the value will be read from memory. The value must be in the first DW location of the cache line. Range = GraphicsVirtualAddress[31:6]



MI_LOAD_URB_MEM

5:0	Reserved	
	Project:	HSW
	Format:	MBZ



MI_STORE_URB_MEM

MI_STORE_URB_MEM						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
The MI_STORE_URB_MEM command requests a URB read from a specified memory mapped URB location in the device and store of that DWord to memory. The URB address is specified along with the command to perform the read.						
Programming Notes						
<ul style="list-style-type: none">The command temporarily halts command execution.This command should not be used within a "non-secure" batch buffer to access global virtual space. Doing so will cause the command parser to perform the write with byte enables turned off. This command can be used within ring buffers and/or "secure" batch buffers.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	0h MI_COMMAND			
		Format:	OpCode			
	28:23	MI Command Opcode				
		Default Value:	2Dh MI_STORE_URB_MEM			
		Format:	OpCode			
	22:8	Reserved				
		Format:	MBZ			
	7:0	DWord Length				
		Default Value:	1h			
1	31:15	Reserved				
		Format:	MBZ			
	14:2	URB Address				
		This field specifies Bits 14:2 of the URB offset the DWord will be read in the URB. This command only supports reading from the lower 32KB of the URB space.				
	1:0	Reserved				
		Format:	MBZ			



MI_STORE_URB_MEM

2 Project: DevHSW	31:6	Memory Address		
		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>This field specifies the address of the location of where the value will be written to memory. The value must be in the first DW location of the cache line.</p>	Project:	HSW
Project:	HSW			
Format:	GraphicsAddress[31:6]			
	5:0	Reserved		
		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW
Project:	HSW			
Format:	MBZ			



MI_BATCH_BUFFER_START

MI_BATCH_BUFFER_START			
Project: HSW Source: BlitterCS Length Bias: 2			
The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a batch buffer. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions. The batch buffer can be specified as secure or non-secure, determining the operations considered valid when initiated from within the buffer and any attached (chained) batch buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions.			
Programming Notes			
<ul style="list-style-type: none">Batch buffers referenced with physical addresses must not extend beyond the end of the starting physical page (can't span physical pages). However, a batch buffer initiated using a physical address can chain to another buffer in another physical page.A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
22	28:23	MI Command Opcode	
		Default Value:	31h MI_BATCH_BUFFER_START
		Format:	OpCode
22	22	2nd Level Batch Buffer	
		Project:	HSW
		The command streamer contains 3 storage elements; 1 for the ring head address, 1 for the batch head address, and 1 for the 2nd level batch head address. When performing batch buffer chaining, hardware simply updates the head pointer of the 1st level batch address storage. There is no stack in hardware.	
When this bit is set, hardware uses the 2nd level batch head address storage element. Upon MI_BATCH_BUFFER_END, it will automatically return to the 1st (traditional) level batch buffer address. This allows hardware to mimic a simple 3 level stack.			
Value	Name	Description	Project
0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element	DevHSW+
1h	2nd level	Place the batch buffer address in the 2nd level batch address	DevHSW+



MI_BATCH_BUFFER_START

		batch	storage element													
21:9	Reserved															
	Format: MBZ															
8	Address Space Indicator															
	<table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MI_BufferSecurityType</td> </tr> </table>				Project:	HSW	Format:	MI_BufferSecurityType								
Project:	HSW															
Format:	MI_BufferSecurityType															
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Description</th> <th style="text-align: center; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.</td> <td style="text-align: center; padding: 2px;"></td> </tr> <tr> <td style="padding: 2px;">When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".</td> <td style="text-align: center; padding: 2px;">HSW</td> </tr> </tbody> </table>				Description	Project	When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.		When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".	HSW						
Description	Project															
When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.																
When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".	HSW															
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th colspan="2" style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">GGTT</td> <td colspan="2" style="padding: 2px;">This batch buffer is secure and will be accessed via the GGTT.</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">PPGTT</td> <td colspan="2" style="padding: 2px;">When Execlist Enable is set, this batch buffer is always treated as non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will always be accessed via the PPGTT.</td> </tr> </tbody> </table>				Value	Name	Description		0h	GGTT	This batch buffer is secure and will be accessed via the GGTT.		1h	PPGTT	When Execlist Enable is set, this batch buffer is always treated as non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will always be accessed via the PPGTT.	
Value	Name	Description														
0h	GGTT	This batch buffer is secure and will be accessed via the GGTT.														
1h	PPGTT	When Execlist Enable is set, this batch buffer is always treated as non-secure and cannot execute privileged commands nor access privileged (GGTT) memory. It will always be accessed via the PPGTT.														
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="4" style="text-align: center; padding: 2px;">Programming Notes</th> </tr> </thead> <tbody> <tr> <td colspan="4" style="padding: 2px;">This field must be '0' unless the Per-Process GTT Enable is '1'</td> </tr> </tbody> </table>				Programming Notes				This field must be '0' unless the Per-Process GTT Enable is '1'							
Programming Notes																
This field must be '0' unless the Per-Process GTT Enable is '1'																
7:0	DWord Length <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>=n</td> </tr> </table> Total - Bias <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">Excludes DWord (0,1) [Default]</td> <td style="text-align: center; padding: 2px;">HSW</td> </tr> </tbody> </table>				Format:	=n	Value	Name	Project	0h	Excludes DWord (0,1) [Default]	HSW				
Format:	=n															
Value	Name	Project														
0h	Excludes DWord (0,1) [Default]	HSW														
1	31:2	Batch Buffer Start Address <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>GraphicsAddress[31:2]BatchBuffer</td> </tr> </table> This field specifies Bits 31:2 of the starting address of the batch buffer.				Format:	GraphicsAddress[31:2]BatchBuffer									
Format:	GraphicsAddress[31:2]BatchBuffer															
	1:0	Reserved														



MI_BATCH_BUFFER_START

		Format:	MBZ
--	--	---------	-----



MI_BATCH_BUFFER_START

MI_BATCH_BUFFER_START		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
The MI_BATCH_BUFFER_START command is used to initiate the execution of commands stored in a batch buffer. For restrictions on the location of batch buffers, see Batch Buffers in the Device Programming Interface chapter of MI Functions.		
Programming Notes		
It is essential that the address location beyond the current page be populated inside the GTT. HW performs over-fetch of the command addresses and any over-fetch requires a valid TLB entry. A single extra page beyond the batch buffer is sufficient. Prior to sending batch buffer start command with clear command buffer enable set, software has to ensure pipe is flushed explicitly by sending MI_FLUSH.		
Note:	Project	
SW must program 3DSTATE_CC_STATE_POINTERS command at the end of every 3D batch buffer followed by a PIPE_CONTROL with RC flush and CS stall. SW must also program these commands following preemption as part of the preemption sequence before workload is submitted for execution. Example below shows the 3DSTATE_CC_STATE_POINTERS and PIPECONTROL commands programmed at the end of the 3D batch buffer. Batch Start State For Workload Workload Pipe Control Flush 3DSTATE_CC_STATE_POINTERS // Command due to alternative procedure PipeControl Flush -Stalling, RC Flush //Command due to alternative procedure End Batch Buffer	HSW	
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 0h MI_COMMAND
		Format: OpCode
	28:23	MI Command Opcode
		Default Value: 31h MI_BATCH_BUFFER_START
	22	2nd Level Batch Buffer
		Project: DevHSW+
		The command streamer contains 3 storage elements; 1 for the ring head address, 1 for the batch head address, and 1 for the 2nd level batch head address. When performing batch buffer



MI_BATCH_BUFFER_START

		<p>chaining, hardware simply updates the head pointer of the 1st level batch address storage. There is no stack in hardware.</p> <p>When this bit is set, hardware uses the 2nd level batch head address storage element. Upon MI_BATCH_BUFFER_END, it will automatically return to the 1st (traditional) level batch buffer address. this allows hardware to mimic a simple 3 level stack.</p> <p>Within a second level batch buffer there can't be any chained batch buffers.</p> <p>MI_BATCH_BUFFER_START command is not allowed inside a second level batch buffer.</p>									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>1st level batch</td><td>Place the batch buffer address in the 1st (traditional) level batch address storage element</td></tr><tr><td>1h</td><td>2nd level batch</td><td>Place the batch buffer address in the 2nd level batch address storage element</td></tr></tbody></table>	Value	Name	Description	0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element	1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element
Value	Name	Description									
0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element									
1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element									
21:17	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ							
Format:	MBZ										
16	Add Offset Enable	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If this bit is set then the value stored in the BB_OFFSET MMIO register will be added to the Batch Buffer Start Address and the summation will be used as the address to fetch from memory.</p>	Project:	DevHSW+	Format:	Enable					
Project:	DevHSW+										
Format:	Enable										
15	Predication Enable	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit is used to enable predication of this command. If this bit is set and Bit 0 of the Predicate Result-1 register is clear, this command is ignored. Otherwise the command is performed normally.</p>	Project:	DevHSW+	Format:	Enable					
Project:	DevHSW+										
Format:	Enable										
14	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ							
Format:	MBZ										
13	Reserved	<table border="1"><tr><td>Project:</td><td>Pre-DevHSW, DevHSW:GT3:A</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	Pre-DevHSW, DevHSW:GT3:A	Format:	MBZ					
Project:	Pre-DevHSW, DevHSW:GT3:A										
Format:	MBZ										
13	Non-Privileged	<table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A)</td></tr></table> <p>This field is used to specify whether the batch buffer is privileged or non-privileged, this is irrespective of the Address Space Indicator set to GGTT or PPGTT. Next level (chained or Second level) batch buffers called from parent/initial batch buffers can't have this field set to higher privilege level than parent/initial batch buffer.</p> <p>Privileged operations (e.g., MI_STORE_DATA_IMM commands with Memory Type set to GGTT) are prohibited within non-privileged buffers. More details mentioned in User Mode Privileged</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A)							
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A)										



MI_BATCH_BUFFER_START

		<p>command section. When MI_BATCH_BUFFER_START command is executed from within a batch buffer (i.e., is a "chained" or "second level" batch buffer command), the current active batch buffer's "Non-Privileged" indicator and this field determine the "Non-Privileged" of the batch buffer in the chain.</p> <ul style="list-style-type: none">• Chained or Second level batch buffer can be in Privileged or non-Privileged if the parent batch buffer is Privileged.• Chained or Second level batch buffer can only be non-Privileged if the parent batch buffer is non-privileged. This is enforced by hardware.									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Privileged</td><td>Batch buffer is Privileged.</td></tr><tr><td>1h</td><td>Non-Privileged</td><td>Batch buffer is Non-Privileged..</td></tr></tbody></table>	Value	Name	Description	0h	Privileged	Batch buffer is Privileged.	1h	Non-Privileged	Batch buffer is Non-Privileged..
Value	Name	Description									
0h	Privileged	Batch buffer is Privileged.									
1h	Non-Privileged	Batch buffer is Non-Privileged..									
12	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)	Format:	MBZ					
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A), EXCLUDE(DevHSW:GT3:B)										
Format:	MBZ										
12:11	Reserved	<table border="1"><tr><td>Project:</td><td>Pre-DevHSW, DevHSW:GT3:A, DevHSW:GT3:B</td></tr></table>	Project:	Pre-DevHSW, DevHSW:GT3:A, DevHSW:GT3:B							
Project:	Pre-DevHSW, DevHSW:GT3:A, DevHSW:GT3:B										
10	Resource Streamer Enable	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>When this bit is set, the Resource Streamer will execute the batch buffer. When this bit is clear the Resource Streamer will not execute the batch buffer.</p>	Project:	DevHSW+	Format:	Enable					
Project:	DevHSW+										
Format:	Enable										
9	Reserved										
8	Address Space Indicator	<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has "Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second level Batch Buffers) must be in "PPGTT". Not complying to above programming will result in unknown behavior of HW. Second level batch buffer can select its "Address space Indicator" independent of the parent batch buffer.</td><td>HSW</td></tr><tr><td>This field must be '0' unless the Per-Process GTT Enable is '1'</td><td></td></tr><tr><td>For second level batch buffer, this field is not inherited from parent batch buffer and can be configured independently. Ex: MI_BATCH_BUFFER_START command with "2nd level batch buffer" attribute set</td><td>HSW</td></tr></tbody></table>	Description	Project	SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has "Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second level Batch Buffers) must be in "PPGTT". Not complying to above programming will result in unknown behavior of HW. Second level batch buffer can select its "Address space Indicator" independent of the parent batch buffer.	HSW	This field must be '0' unless the Per-Process GTT Enable is '1'		For second level batch buffer, this field is not inherited from parent batch buffer and can be configured independently. Ex: MI_BATCH_BUFFER_START command with "2nd level batch buffer" attribute set	HSW	
Description	Project										
SW must ensure the "Address Space Indicator" of the chained batch buffer to be same as the initial batch buffer. Ex: If the MI_BATCH_BUFFER_START executed from Ring Buffer has "Address Space Indicator" as "PPGTT" then all subsequent chained batch buffers (not second level Batch Buffers) must be in "PPGTT". Not complying to above programming will result in unknown behavior of HW. Second level batch buffer can select its "Address space Indicator" independent of the parent batch buffer.	HSW										
This field must be '0' unless the Per-Process GTT Enable is '1'											
For second level batch buffer, this field is not inherited from parent batch buffer and can be configured independently. Ex: MI_BATCH_BUFFER_START command with "2nd level batch buffer" attribute set	HSW										



MI_BATCH_BUFFER_START

		can have address space indicator set to GGTT/PPGTT irrespective of the Address Space Indicator of the batch buffer from which it is invoked.													
<table border="1"><thead><tr><th>Value</th><th>Name</th><th colspan="2">Description</th></tr></thead><tbody><tr><td>0h</td><td>GGTT</td><td colspan="2">This batch buffer will be accessed via the GGTT.</td></tr><tr><td>1h</td><td>PPGTT</td><td colspan="2" rowspan="2">This batch buffer will be accessed via the PPGTT.</td></tr></tbody></table>				Value	Name	Description		0h	GGTT	This batch buffer will be accessed via the GGTT.		1h	PPGTT	This batch buffer will be accessed via the PPGTT.	
Value	Name	Description													
0h	GGTT	This batch buffer will be accessed via the GGTT.													
1h	PPGTT	This batch buffer will be accessed via the PPGTT.													
7:0 DWord Length															
Default Value:		0h Excludes DWord (0,1)													
Format:		=n Total - Bias													
1	31:2	Batch Buffer Start Address Format: GraphicsAddress[31:2]BatchBuffer This field specifies Bits 31:2 of the starting address of the batch buffer.													
	1:0	Reserved Format: MBZ													



MI_BATCH_BUFFER_START

MI_BATCH_BUFFER_START										
DWord	Bit	Description								
0	31:29	Command Type								
		Default Value:	0h MI_COMMAND							
0	28:23	MI Command Opcode								
		Default Value:	31h MI_BATCH_BUFFER_START							
0	22	2nd Level Batch Buffer								
		Project:	HSW							
0	21:10	The command streamer contains 3 storage elements; 1 for the ring head address, 1 for the batch head address, and 1 for the 2nd level batch head address. When performing batch buffer chaining, hardware simply updates the head pointer of the 1st level batch address storage. There is no stack in hardware. When this bit is set, hardware uses the 2nd level batch head address storage element. Upon MI_BATCH_BUFFER_END, it will automatically return to the 1st (traditional) level batch buffer address. this allows hardware to mimic a simple 3 level stack.								
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>1st level batch</td><td>Place the batch buffer address in the 1st (traditional) level batch address storage element</td></tr><tr><td>1h</td><td>2nd level batch</td><td>Place the batch buffer address in the 2nd level batch address storage element</td></tr></tbody></table>		Value	Name	Description	0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element	1h
Value	Name	Description								
0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element								
1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element								
0	9	Programming Notes								
		<ul style="list-style-type: none">• 2nd level batch buffer chaining is not supported.								
0	8	Reserved								
		Format:	MBZ							
0	7	Reserved								
		Format:	MBZ							



MI_BATCH_BUFFER_START

		Address Space Indicator																					
	8	<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MI_BufferSecurityType</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.</td><td></td></tr> <tr> <td>When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".</td><td>HSW</td></tr> <tr> <td>This field must be 0 unless the Per-Process GTT Enable is 1.</td><td></td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>MIBUFFER_SECURE (GGTT space)</td><td></td></tr> <tr> <td>1</td><td>MIBUFFER_NONSECURE (PPGTT space)</td><td>Secure when Execlist Enable is clear.</td></tr> </tbody> </table>	Project:	HSW	Format:	MI_BufferSecurityType	Description	Project	When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.		When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".	HSW	This field must be 0 unless the Per-Process GTT Enable is 1.		Value	Name	Description	0	MIBUFFER_SECURE (GGTT space)		1	MIBUFFER_NONSECURE (PPGTT space)	Secure when Execlist Enable is clear.
Project:	HSW																						
Format:	MI_BufferSecurityType																						
Description	Project																						
When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.																							
When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".	HSW																						
This field must be 0 unless the Per-Process GTT Enable is 1.																							
Value	Name	Description																					
0	MIBUFFER_SECURE (GGTT space)																						
1	MIBUFFER_NONSECURE (PPGTT space)	Secure when Execlist Enable is clear.																					
	7:0	DWord Length <table border="1"> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Excludes DWord (0,1) [Default]</td><td>HSW</td></tr> </tbody> </table>	Format:	=n Total Length - 2	Value	Name	Project	0h	Excludes DWord (0,1) [Default]	HSW													
Format:	=n Total Length - 2																						
Value	Name	Project																					
0h	Excludes DWord (0,1) [Default]	HSW																					
1	31:2	Batch Buffer Start Address <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:2]</td></tr> </table> <table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th></tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command. The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8). </td><td></td></tr> </tbody> </table>	Format:	GraphicsAddress[31:2]	Programming Notes		<ul style="list-style-type: none"> A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command. The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8). 																
Format:	GraphicsAddress[31:2]																						
Programming Notes																							
<ul style="list-style-type: none"> A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command. The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit8). 																							
	1:0	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ																			
Format:	MBZ																						



MI_BATCH_BUFFER_START

MI_BATCH_BUFFER_START											
DWord	Bit	Description									
0	31:29	Command Type									
		Default Value:	0h MI_COMMAND								
		Format:	OpCode								
	28:23	MI Command Opcode									
		Default Value:	31h MI_BATCH_BUFFER_START								
		Format:	OpCode								
	22	2nd Level Batch Buffer The command streamer contains 3 storage elements; 1 for the ring head address, 1 for the batch head address, and 1 for the 2nd level batch head address. When performing batch buffer chaining, hardware simply updates the head pointer of the 1st level batch address storage. There is no stack in hardware. When this bit is set, hardware uses the 2nd level batch head address storage element. Upon MI_BATCH_BUFFER_END, it will automatically return to the 1st (traditional) level batch buffer address. this allows hardware to mimic a simple 3 level stack.									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>1st level batch</td><td>Place the batch buffer address in the 1st (traditional) level batch address storage element</td></tr><tr><td>1h</td><td>2nd level batch</td><td>Place the batch buffer address in the 2nd level batch address storage element</td></tr></tbody></table>		Value	Name	Description	0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element	1h	2nd level batch
Value	Name	Description									
0h	1st level batch	Place the batch buffer address in the 1st (traditional) level batch address storage element									
1h	2nd level batch	Place the batch buffer address in the 2nd level batch address storage element									
21:13	Reserved										
	Format:	MBZ									
12	Reserved										
11:9	Reserved										
	Format:	MBZ									
8	Address Space Indicator										



MI_BATCH_BUFFER_START

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MI_BufferSecurityType</td></tr></table>	Project:	HSW	Format:	MI_BufferSecurityType					
Project:	HSW										
Format:	MI_BufferSecurityType										
<p>When this command is executed directly from a ring buffer while Execlist Enable is set, this field is used to specify the associated batch buffer as a secure or non-secure buffer. Certain operations (e.g., MI_STORE_DATA_IMM commands to privileged memory) are prohibited within non-secure buffers. See Batch Buffer Protection in the Device Programming Interface chapter of MI Functions. The command streamer will not allow a batch buffer in PPGTT to call a batch buffer in GGTT space by retaining the PPGTT value. It is illegal for the driver to program the value of this field to a different value than the current batch buffer executing this command.</p>											
<p>When Per-Process GTT Enable is set and Execlist Enable is clear, it is assumed that all code is in a secure environment, independent of address space. Under this condition, this bit only specifies the address space (GGTT or PPGTT). All commands are executed "as-is".</p>											
<p>This field must be 0 unless the Per-Process GTT Enable is 1.</p>											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>MIBUFFER_SECURE (GGTT space)</td><td></td></tr><tr><td>1</td><td>MIBUFFER_NONSECURE (PPGTT space)</td><td>Secure when Execlist Enable is clear.</td></tr></tbody></table>	Value	Name	Description	0	MIBUFFER_SECURE (GGTT space)		1	MIBUFFER_NONSECURE (PPGTT space)	Secure when Execlist Enable is clear.
Value	Name	Description									
0	MIBUFFER_SECURE (GGTT space)										
1	MIBUFFER_NONSECURE (PPGTT space)	Secure when Execlist Enable is clear.									
7:0	DWord Length (Excludes D-Word 0,1) = 0										
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Excludes DWord (0,1) [Default]</td><td>HSW</td></tr></tbody></table>	Value	Name	Project	0h	Excludes DWord (0,1) [Default]	HSW				
Value	Name	Project									
0h	Excludes DWord (0,1) [Default]	HSW									
1	31:2	Batch Buffer Start Address									
		<table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:2]</td></tr></table>	Format:	GraphicsAddress[31:2]							
Format:	GraphicsAddress[31:2]										
Programming Notes											
<ul style="list-style-type: none">A batch buffer initiated with this command must end either with a MI_BATCH_BUFFER_END command or by chaining to another batch buffer with an MI_BATCH_BUFFER_START command.The selection of PPGTT vs. GGTT for the batch buffer is determined by the Buffer Security Indicator (bit 8).											
1:0	Reserved										
<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ										



MI_CONDITIONAL_BATCH_BUFFER_END

MI_CONDITIONAL_BATCH_BUFFER_END							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 0h MI_COMMAND Format: OpCode					
	28:23	MI Command Opcode Default Value: 36h MI_CONDITIONAL_BATCH_BUFFER_END Format: OpCode					
	22	Use Global GTT Default Value: 0h If set, this command will use the global GTT to translate the Compare Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Compare Address .					
	21	Compare Semaphore Default Value: 0h If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword, execution of current command buffer should continue. If clear, no comparison takes place.					
	20	Reserved					
	19:8	Reserved Format: MBZ					
	7:0	DWord Length Format: =n Total Length - 2. Excludes DWord (0,1).					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td><td>HSW</td></tr></tbody></table>	Value	Name	Project	0h	[Default]
Value	Name	Project					
0h	[Default]	HSW					
1	31:0	Compare Data Dword					



MI_CONDITIONAL_BATCH_BUFFER_END

		Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Compare Address is greater than this dword, the execution of the command buffer should continue.
2	31:3	Compare Address Format: GraphicsAddress[31:3] Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Compare Data Dword
	2:0	Reserved Format: MBZ



MI_CONDITIONAL_BATCH_BUFFER_END

MI_CONDITIONAL_BATCH_BUFFER_END			
Project: HSW Source: VideoCS Length Bias: 2			
The MI_CONDITIONAL_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command. Termination of second level batch buffer due to this command will also terminate the parent/first level batch buffer.			
Programming Notes			
This command is only valid with a 1st level batch buffer (bit 22 in MI_BATCH_BUFFER_START is set to 0).			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	36h MI_CONDITIONAL_BATCH_BUFFER_END
		Format:	OpCode
	22	Use Global GTT	
		Default Value:	0h DefaultValueDesc
		Format:	Boolean
		Format:	U1 FormatDesc
If set, this command will use the global GTT to translate the Compare Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Compare Address.			
21	Compare Semaphore		
		Default Value:	0h DefaultValueDesc
		Format:	Boolean
If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword, execution of current command buffer should continue. If clear, no comparison takes place.			
20	Reserved		
19:8	Reserved		
		Format:	MBZ
7:0	DWord Length		



MI_CONDITIONAL_BATCH_BUFFER_END

		Format:	=n Total Length - 2	
		Value	Name	
		0h	Excludes DWord (0,1) [Default]	
		Project		
1	31:0	Compare Data Dword Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer should continue.		
2	31:3	Compare Address Qword address to fetch compare Mask (DW0) and Data Dword(DW1) from memory. HW will do AND operation on Mask(DW0) with Data Dword(DW1) and then compare the result against Semaphore Data Dword		
	2:0	Reserved		
		Format:	MBZ	



MI_CONDITIONAL_BATCH_BUFFER_END

MI_CONDITIONAL_BATCH_BUFFER_END			
Project: HSW Source: VideoEnhancementCS Length Bias: 2			
The MI_CONDITIONAL_BATCH_BUFFER_END command is used to conditionally terminate the execution of commands stored in a batch buffer initiated using a MI_BATCH_BUFFER_START command. Termination of second level batch buffer due to this command will also terminate the parent/first level batch buffer.			
Programming Notes			
This command is only valid with a 1st level batch buffer (bit 22 in MI_BATCH_BUFFER_START is set to '0')			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	0h MI_COMMAND
		Format:	OpCode
	28:23	MI Command Opcode	
		Default Value:	36h MI_CONDITIONAL_BATCH_BUFFER_END
		Format:	OpCode
	22	Use Global GTT	
		Default Value:	0h
		Format:	Boolean
If set, this command will use the global GTT to translate the Compare Address and this command must be executing from a privileged (secure) batch buffer. If clear, the PPGTT will be used to translate the Compare Address .			
21	Compare Semaphore		
		Default Value:	0h
		Format:	Boolean
	If set, the value from the Compare Data Dword is compared to the value from the Compare Address in memory. If the value at Compare Address is greater than the Compare Data Dword , execution of current command buffer should continue. If clear, no comparison takes place.		
20	Reserved		
19:8	Reserved		
		Format:	MBZ
7:0	DWord Length		



MI_CONDITIONAL_BATCH_BUFFER_END

		Format: =n Total Length - 2
		Value Name Project
		0h Excludes DWord (0,1) [Default] HSW
1	31:0	Compare Data Dword Data dword to compare memory. The Data dword is supplied by software to control execution of the command buffer. If the compare is enabled and the data at Semaphore Address is greater than this dword, the execution of the command buffer should continue.
2	31:3	Compare Address Format: GraphicsAddress[31:3] Qword address to fetch Data Dword(DW0) from memory. HW will compare the Data Dword(DW0) with Compare Data Dword
	2:0	Reserved Format: MBZ



XY_SETUP_BLT

XY_SETUP_BLT										
DWord	Bit	Description								
BR00	0 31:29	Client Default Value: 02h 2D Processor Format: Opcode								
	28:22	Instruction Target(Opcode) Default Value: 01h Format: Opcode								
	21:20	32 bpp Byte Mask <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel		
Value	Name									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19:12	Reserved Format: MBZ									
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description								
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.								
10:8	Reserved Format: MBZ									
7:0	DWord Length Default Value: 06h									



XY_SETUP_BLT

1 BR01	31	Reserved								
		Format: MBZ								
	30	Clipping Enabled								
		<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Disabled</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled		
Value	Name									
0b	Disabled									
1b	Enabled									
29	Mono Source Transparency Mode									
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td> <td>Use Background</td> </tr> <tr> <td style="text-align: center;">1b</td> <td>Transparency Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Use Background	1b	Transparency Enabled			
Value	Name									
0b	Use Background									
1b	Transparency Enabled									
28:26	Reserved									
	Format: MBZ									
25:24	Color Depth									
	<table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td> <td>8 Bit Color</td> </tr> <tr> <td style="text-align: center;">01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td style="text-align: center;">10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td style="text-align: center;">11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b
Value	Name									
00b	8 Bit Color									
01b	16 Bit Color(565)									
10b	16 Bit Color(1555)									
11b	32 Bit Color									
	23:16	Raster Operation								
	15:0	Destination Pitch in DWords 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).								
2 BR24	31:16	ClipRect Y1 Coordinate (Top) (30:16 = 15 bit positive number)								
	15:0	ClipRect X1 Coordinate (Left) (14:00 = 15 bit positive number)								
3 BR25	31:16	ClipRect Y2 Coordinate (Bottom) (30:16 = 15 bit positive number)								
	15:0	ClipRect X2 Coordinate (Right) (14:00 = 15 bit positive number)								
4 BR09	31:0	Setup Destination Base Address								
		Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.								
5	31:0	Setup Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] All								



XY_SETUP_BLT

BR05		
6	31:0	Setup Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] (SLB and TB only)
BR06		
7	31:0	Setup Pattern Base Address for Color Pattern Format: <input type="text"/> GraphicsAddress[31:0] (26:06 are implemented) (SLB only) (Note no NPO2 change here). The pattern data must be located in linear memory.
BR07		



XY_SETUP_CLIP_BLT

XY_SETUP_CLIP_BLT			
DWord	Bit	Description	
0 BR00	31:29	Client	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	Instruction Target(Opcode)	
		Default Value:	03h
		Format:	Opcode
	21:12	Reserved	
1 BR24	11	Tiling Enable	
		Value Name	
		0b	Tiling Disabled (Linear Blit)
		1b	Tiling Enabled (Tile-X or Tile-Y)
	10:8	Reserved	
		Format:	MBZ
	7:0	DWord Length	
2 BR25	31:16	ClipRect Y1 Coordinate (Top) (30:16 = 15 bit positive number)	
	15:0	ClipRect X1 Coordinate (Left) (14:00 = 15 bit positive number)	
	31:16	ClipRect Y2 Coordinate (Bottom) (30:16 = 15 bit positive number)	
	15:0	ClipRect X2 Coordinate (Right) (14:00 = 15 bit positive number)	



XY_SETUP_MONO_PATTERN_SL_BLT

XY_SETUP_MONO_PATTERN_SL_BLT							
DWord	Bit	Description					
BR00	0 31:29	Client Default Value: 02h 2D Processor Format: Opcode					
	28:22	Instruction Target(Opcode) Default Value: 11h Format: Opcode					
	21:20	32 bpp Byte Mask <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	1xb	Write Alpha Channel	x1b
Value	Name						
1xb	Write Alpha Channel						
x1b	Write RGB Channel						
19:12	Reserved Format: MBZ						
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td></tr><tr><td>1b</td><td>Tiling Enabled (Tile-X or Tile-Y)</td></tr></tbody></table>	Value	Name	0b	Tiling Disabled (Linear Blit)	1b	Tiling Enabled (Tile-X or Tile-Y)
Value	Name						
0b	Tiling Disabled (Linear Blit)						
1b	Tiling Enabled (Tile-X or Tile-Y)						
10:8	Reserved Format: MBZ						
7:0	DWord Length Default Value: 07h						
1 31	Solid Pattern Select (SLB and Pixel only) <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>No Solid Pattern</td></tr><tr><td>1</td><td>Solid Pattern</td></tr></tbody></table>	Value	Name	0	No Solid Pattern	1	Solid Pattern
Value	Name						
0	No Solid Pattern						
1	Solid Pattern						



XY_SETUP_MONO_PATTERN_SL_BLT

	30	Clipping Enabled	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 50%;">Value</th><th style="text-align: center; width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td><td>Disabled</td></tr> <tr> <td style="text-align: center;">1b</td><td>Enabled</td></tr> </tbody> </table>		Value	Name	0b	Disabled	1b	Enabled				
Value	Name													
0b	Disabled													
1b	Enabled													
	29	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td><td style="width: 30%;">MBZ</td></tr> </table>		Format:	MBZ								
Format:	MBZ													
	28	Mono Pattern Transparency Mode	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 50%;">Value</th><th style="text-align: center; width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0b</td><td>Use Background</td></tr> <tr> <td style="text-align: center;">1b</td><td>Transparency Enabled</td></tr> </tbody> </table>		Value	Name	0b	Use Background	1b	Transparency Enabled				
Value	Name													
0b	Use Background													
1b	Transparency Enabled													
	27:26	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">Format:</td><td style="width: 30%;">MBZ</td></tr> </table>		Format:	MBZ								
Format:	MBZ													
	25:24	Color Depth	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 50%;">Value</th><th style="text-align: center; width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td><td>8 Bit Color</td></tr> <tr> <td style="text-align: center;">01b</td><td>16 Bit Color(565)</td></tr> <tr> <td style="text-align: center;">10b</td><td>16 Bit Color(1555)</td></tr> <tr> <td style="text-align: center;">11b</td><td>32 Bit Color</td></tr> </tbody> </table>		Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name													
00b	8 Bit Color													
01b	16 Bit Color(565)													
10b	16 Bit Color(1555)													
11b	32 Bit Color													
	23:16	Raster Operation												
	15:0	Destination Pitch in DWords 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).												
2	31:16	ClipRect Y1 Coordinate (Top) (30:16 = 15 bit positive number)												
BR24	15:0	ClipRect X1 Coordinate (Left) (14:00 = 15 bit positive number)												
3	31:16	ClipRect Y2 Coordinate (Bottom) (30:16 = 15 bit positive number)												
BR25	15:0	ClipRect X2 Coordinate (Right) (14:00 = 15 bit positive number)												
4	31:0	Setup Destination Base Address	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 30%;">Format:</td><td style="width: 70%;">GraphicsAddress[31:0]</td></tr> </table>		Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]													
BR09			<p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>											
5	31:0	Setup Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] All												



XY_SETUP_MONO_PATTERN_SL_BLT

BR05		
6	31:0	Setup Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0] (SLB and TB only)
BR06		
7	31:0	DW0 (least significant) for a Monochrome Pattern
BR20		
8	31:0	DW1 (most significant) for a Monochrome Pattern
BR21		



XY_PIXEL_BLT

XY_PIXEL_BLT						
Project:	HSW					
Source:	BlitterCS					
Length Bias:	2					
The Destination X coordinate and Destination Y coordinate is compared with the ClipRect registers. If it is within all 4 comparisons, then the pixel supplied in the XY_SETUP_BLT instruction is written with the raster operation to (Destination Y Address + (Destination Y coordinate * Destination pitch) + (Destination X coordinate * bytes per pixel)).						
ROP field must specify pattern or fill with 0's or 1's. There is no source operand.						
Negative Stride (= Pitch) specified in the Setup command is Not Allowed						
DWord	Bit	Description				
BR00	31:29	Client				
		Default Value:	02h 2D Processor			
		Format:	Opcode			
	28:22	Instruction Target(Opcode)				
		Default Value:	24h			
		Format:	Opcode			
	21:12	Reserved				
BR22	11	Tiling Enable				
		Value	Name			
		0b	Tiling Disabled (Linear Blit)			
		1b	[DevHSW] [DevHSW]: Tile-X or Tile-Y.			
	10:8	Reserved				
		Format:	MBZ			
	7:0	DWord Length				
1	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.				
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.				





XY_SCANLINES_BLT

XY_SCANLINES_BLT						
Project:	HSW					
Source:	BlitterCS					
Length Bias:	2					
All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.						
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.						
Solid pattern should use the XY_SETUP_MONO_PATTERN_SL_BLT instruction.						
ROP field must specify pattern or fill with 0's or 1's. There is no source operand.						
DWord	Bit	Description				
BR00	31:29	Client				
		Default Value:	02h 2D Processor			
		Format:	Opcode			
	28:22	Instruction Target(Opcode)				
		Default Value:	25h			
		Format:	Opcode			
	21:15	Reserved				
		Format:	MBZ			
	14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.				
11	Tiling Enable					
	Value	Name	Description			
	0b	Tiling Disabled (Linear Blit)				
10:8	1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.			
	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.					
7:0	DWord Length					
	Default Value:	01h				



XY_SCANLINES_BLT

1 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.
2 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.



XY_TEXT_BLT

XY_TEXT_BLT							
DWord	Bit	Description					
0 BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode					
	28:22	Instruction Target(Opcde) Default Value: 26h Format: Opcode					
	21:17	Reserved Format: MBZ					
	16	Bit / Byte Packed Byte packed is for the NT driver. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Bit</td></tr><tr><td>1</td><td>Byte</td></tr></tbody></table>	Value	Name	0	Bit	1
Value	Name						
0	Bit						
1	Byte						
15:12	Reserved Format: MBZ						
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)	
Value	Name	Description					
0b	Tiling Disabled (Linear Blit)						
10:8							
7:6							
5:4							
3:2							



XY_TEXT_BLT

		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.		
10:8	Reserved					
	Format:		MBZ			
7:0	DWord Length					
	Default Value:		02h			
1 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.				
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.				
2 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.				
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.				
3 BR12	31:0	Source Address Format: GraphicsAddress[31:0]				
		(address of the first byte on scan line corresponding to Dst X1,Y1). (Note no NPO2 change here)				



XY_TEXT_IMMEDIATE_BLT

XY_TEXT_IMMEDIATE_BLT							
Project:	HSW						
Source:	BlitterCS						
Length Bias:	2						
<p>This instruction allows the Driver to send data through the instruction stream that eliminates the read latency of reading a source from memory.</p> <p>If an operand is in system cacheable memory and either small or only accessed once, it can be copied directly to the instruction stream versus to graphics accessible memory. The IMMEDIATE_BLT data MUST transfer an even number of doublewords.</p> <p>The BLT engine will hang if it does not get an even number of doublewords. All source scan lines and pixels that fall within the ClipRect X and Y coordinates are written. The source data corresponds to Destination X1 and Y1 coordinate.</p> <p>Source expansion color registers are always in the SETUP_BLT. NEGATIVE STRIDE (= PITCH) IS NOT ALLOWED.</p>							
DWord	Bit	Description					
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode					
	28:22	Instruction Target(Opcode) Default Value: 31h Format: Opcode					
	21:17	Reserved Format: MBZ					
	16	Bit / Byte Packed Byte packed is for the NT driver. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Bit</td></tr><tr><td>1</td><td>Byte</td></tr></tbody></table>	Value	Name	0	Bit	1
Value	Name						
0	Bit						
1	Byte						
15:12	Reserved Format: MBZ						
11	Tiling Enable						
10							
9							
8							



XY_TEXT_IMMEDIATE_BLT

		Value	Name	Description
		0b	Tiling Disabled (Linear Blit)	
		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
	10:8	Reserved	Format:	MBZ
	7:0	DWord Length	Default Value:	01h Excludes DWORD 0,1 01 + DWL = (Number of Immediate double words)h
1	31:16	Destination Y1 Coordinate (Top)	16 bit signed number.	
BR22	15:0	Destination X1 Coordinate (Left)	16 bit signed number.	
2	31:16	Destination Y2 Coordinate (Bottom)	16 bit signed number.	
BR23	15:0	Destination X2 Coordinate (Right)	16 bit signed number.	
3..n	31:0	Immediate Data		



COLOR_BLT

COLOR_BLT								
Project:	HSW							
Source:	BlitterCS							
Length Bias:	2							
COLOR_BLT is the simplest BLT operation. It performs a color fill to the destination (with a possible ROP). The only operand is the destination operand which is written dependent on the raster operation. The solid pattern color is stored in the pattern background register.								
This instruction is optimized to run at the maximum memory write bandwidth.								
The typical Raster operation code = F0 which performs a copy of the pattern background register to the destination.								
DWord	Bit	Description						
0 BR00	31:29	Client						
		Default Value:	02h 2D Processor					
		Format:	Opcode					
	28:22	Instruction Target(Opcode)						
		Default Value:	40h					
		Format:	Opcode					
1 BR13	21:20	32bpp Byte Mask This field is only used for 32bpp.						
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>		Value	Name	1xb	Write Alpha Channel	x1b
Value	Name							
1xb	Write Alpha Channel							
x1b	Write RGB Channel							
19:6	Reserved							
	Format:	MBZ						
5:0	DWord Length							
	Default Value:	03h						
1 BR13	31:26	Reserved						
		Format:	MBZ					
	25:24	Color Depth						
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>8 Bit Color</td></tr></tbody></table>		Value	Name	00b	8 Bit Color	
Value	Name							
00b	8 Bit Color							



COLOR_BLT

		<table border="1"><tr><td>01b</td><td>16 Bit Color(565)</td></tr><tr><td>10b</td><td>16 Bit Color(1555)</td></tr><tr><td>11b</td><td>32 Bit Color</td></tr></table>	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
01b	16 Bit Color(565)							
10b	16 Bit Color(1555)							
11b	32 Bit Color							
	23:16	Raster Operation						
	15:0	Destination Pitch (Signed) Destination pitch in bytes (Same as before).						
2 BR14	31:16	Destination Height (in scan lines)						
	15:0	Destination Byte Width (in bytes)						
3 BR09	31:0	Destination Address Format: GraphicsAddress[31:0] Address of the first byte to be written.						
4 BR16	31:0	Solid Pattern Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]						



SRC_COPY_BLT

SRC_COPY_BLT							
DWord	Bit	Description					
0 BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode					
	28:22	Instruction Target(Opcode) Default Value: 43h Format: Opcode					
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	1xb	Write Alpha Channel	x1b
Value	Name						
1xb	Write Alpha Channel						
x1b	Write RGB Channel						
19:6	Reserved Format: MBZ						
5:0	DWord Length Default Value: 04h						
31	Reserved Format: MBZ						
30	X Direction (1 = written from right to left (decrementing = backwards); 0 = incrementing)						
29:26	Reserved Format: MBZ						
25:24	Color Depth						



SRC_COPY_BLT

		Value	Name
		00b	8 Bit Color
		01b	16 Bit Color(565)
		10b	16 Bit Color(1555)
		11b	32 Bit Color
	23:16	Raster Operation	
	15:0	Destination Pitch (signed) Destination pitch in bytes (Same as before).	
2 BR14	31:16	Destination Height (in scan lines)	
	15:0	Destination Byte Width (in bytes)	
3 BR09	31:0	Destination Address	
		Format:	GraphicsAddress[31:0]
		Address of the first byte to be written.	
4 BR11	31:16	Reserved	
	15:0	Source Pitch (double word aligned and signed)	
5 BR12	31:0	Source Address	
		Format:	GraphicsAddress[31:0]
		Address of the first byte to be read.	



XY_COLOR_BLT

XY_COLOR_BLT											
DWord	Bit	Description									
BR00	0 31:29	Client									
		Default Value:	02h 2D Processor								
		Format:	Opcode								
	28:22	Instruction Target(Opcode)									
		Default Value:	50h								
		Format:	Opcode								
	21:20	32bpp Byte Mask This field is only used for 32bpp.									
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	1xb	Write Alpha Channel	x1b	Write RGB Channel			
Value	Name										
1xb	Write Alpha Channel										
x1b	Write RGB Channel										
19:12	Reserved										
		Format:	MBZ								
11	Tiling Enable										
	<table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.	
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.									
10:8	Reserved										
		Format:	MBZ								
7:0	DWord Length										



XY_COLOR_BLT

		Default Value:	04h									
1	31	Reserved										
		Format:	MBZ									
BR13	30	Clipping Enabled										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0b</td> <td style="text-align: center; padding: 2px;">Disabled</td> </tr> <tr> <td style="text-align: center; padding: 2px;">1b</td> <td style="text-align: center; padding: 2px;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
Value	Name											
0b	Disabled											
1b	Enabled											
	29:26	Reserved										
		Format:	MBZ									
	25:24	Color Depth										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">00b</td> <td style="text-align: center; padding: 2px;">8 Bit Color</td> </tr> <tr> <td style="text-align: center; padding: 2px;">01b</td> <td style="text-align: center; padding: 2px;">16 Bit Color(565)</td> </tr> <tr> <td style="text-align: center; padding: 2px;">10b</td> <td style="text-align: center; padding: 2px;">16 Bit Color(1555)</td> </tr> <tr> <td style="text-align: center; padding: 2px;">11b</td> <td style="text-align: center; padding: 2px;">32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	Raster Operation										
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	Destination Y1 Coordinate (Top)										
		16 bit signed number.										
BR22	15:0	Destination X1 Coordinate (Left)										
		16 bit signed number.										
3	31:16	Destination Y2 Coordinate (Bottom)										
		16 bit signed number.										
BR23	15:0	Destination X2 Coordinate (Right)										
		16 bit signed number.										
4	31:0	Setup Destination Base Address										
		Format:	GraphicsAddress[31:0]									
BR09			Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.									
5	31:0	Solid Pattern Color										
BR16		8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										



XY_PAT_BLT

XY_PAT_BLT										
DWord	Bit	Description								
BR00	0 31:29	Client Default Value: 02h 2D Processor Format: Opcode								
	28:22	Instruction Target(Opcode) Default Value: 51h Format: Opcode								
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19:15	Reserved Format: MBZ									
14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.									
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description								
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.								
10:8										
7:6										
5:4										
3:2										



XY_PAT_BLT

	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.										
	7:0	DWord Length Default Value: 04h										
1 BR13	31	Reserved Format: MBZ										
	30	Clipping Enabled <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0b</td> <td style="padding: 2px;">Disabled</td> </tr> <tr> <td style="padding: 2px;">1b</td> <td style="padding: 2px;">Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
Value	Name											
0b	Disabled											
1b	Enabled											
	29:26	Reserved Format: MBZ										
	25:24	Color Depth <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td> <td style="padding: 2px;">8 Bit Color</td> </tr> <tr> <td style="padding: 2px;">01b</td> <td style="padding: 2px;">16 Bit Color(565)</td> </tr> <tr> <td style="padding: 2px;">10b</td> <td style="padding: 2px;">16 Bit Color(1555)</td> </tr> <tr> <td style="padding: 2px;">11b</td> <td style="padding: 2px;">32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	Raster Operation										
	15:0	Destination Pitch in DWords 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.										
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.										
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.										
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.										
4 BR09	31:0	Destination Base Address Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.										
5	31:0	Pattern Base Address Format: GraphicsAddress[31:0]										



XY_PAT_BLT

BR15		(28:06 are implemented) (Note no NPO2 change here) . The pattern data must be located in linear memory.
------	--	---



XY_MONO_PAT_BLT

XY_MONO_PAT_BLT									
Project:	HSW								
Source:	BlitterCS								
Length Bias:	2								
MONO_PAT_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is loaded from the instruction stream.									
All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.									
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.									
The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used in the ROP operation.									
DWord	Bit	Description							
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode							
	28:22	Instruction Target(Opcode) Default Value: 52h Format: Opcode							
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b
Value	Name								
00b	[Default]								
1xb	Write Alpha Channel								
x1b	Write RGB Channel								
19:15	Reserved Format: MBZ								
14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.								



XY_MONO_PAT_BLT

BR13 BR22	11	Tiling Enable		
	Value	Name	Description	
	0b	Tiling Disabled (Linear Blit)		
	1b	Tiling Enabled	[DevSNB+] [DevHSW]: Tile-X or Tile-Y.	
	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.		
	7:0	DWord Length		
	Value	Name		
	07h			
	1	Reserved		
	Format:		MBZ	
	30	Clipping Enabled		
	Value	Name		
	0b			
	1b			
	29	Reserved		
	Format:		MBZ	
	28	Mono Pattern Transparency Mode		
	Value	Name		
	0			
	1			
	27:26	Reserved		
	Format:		MBZ	
	25:24	Color Depth		
	Value	Name		
	00b			
	01b			
	10b			
	11b			
	23:16	Raster Operation		
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.		
BR22	15:0	Destination X1 Coordinate (Left)		



XY_MONO_PAT_BLT

		16 bit signed number.
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.
4 BR09	31:0	Destination Base Address Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this address is limited to 4Kbytes.
5 BR16	31:0	Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
6 BR17	31:0	Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7 BR20	31:0	Pattern Data 0
8 BR21	31:0	Pattern Data 1



XY_SRC_COPY_BLT

XY_SRC_COPY_BLT	
Project:	HSW
Source:	BlitterCS
Length Bias:	2
<p>This BLT instruction performs a color source copy where the only operands involved is a color source and destination of the same bit width.</p> <p>The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.</p> <p>The ROP value chosen must involve source and no pattern data in the ROP operation.</p>	
Programming Notes	
<p>This command should not be used if all of the following conditions are met. Either use alternative methods such as Scratch and temporary memory or break up the BLT commands to avoid this issue.</p> <ul style="list-style-type: none">• Source Y1 == Destination Y1 - Explanation: Source and Destination start pixel Y coordinates (Source(Y1), Destination(Y1)) are same (that is Source and Destination planes are not vertically shifted to each other, but are aligned)• Source X1 > Destination X1 - Explanation: Destination start pixel X1, is at left (i.e. left shifted) from the Source start pixel X1. In other words, Source (X1) is > Destination (X1)• Source X1 Virtual Address[31:5] == Destination X1 Virtual Address[31:5] - Explanation: SRC X1 1/2 cacheline virtual address = DST X1 1/2 cacheline virtual address• Destination X2 Virtual Address[31:5] != Destiation X1 Virtual Address[31:5] - Explanation: DST X2 1/2 cacheline virtual address Not equal to DST X1 1/2 cacheline virtual address.	



XY_SRC_COPY_BLT

Driver Alternative Procedure: The driver can work around this issue by separating blit operations into two separate blits. The driver can achieve this by:

2.
Blit 1: Copying the source to another temporary surface which does not overlap with the source (by giving it a different Base Address)
3.
Blit 2: Copying that temporary surface to the original destination surface which obviously will also not be overlapping.

DWord	Bit	Description								
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode								
	28:22	Instruction Target(Opcode) Default Value: 53h Format: Opcode								
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19:16	Reserved Format: MBZ									
15	Src Tiling Enable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description								
0b	Tiling Disabled (Linear)									
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.								
14:12	Reserved Format: MBZ									
11	Dest Tiling Enable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description								
0b	Tiling Disabled (Linear Blit)									
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.								
10:8	Reserved									



XY_SRC_COPY_BLT

		Format:	MBZ	
	7:0	DWord Length		
		Value	Name	
		06h		
1	31	Reserved		
		Format:	MBZ	
BR13	30	Clipping Enabled		
		Value	Name	
		0b	Disabled	
		1b	Enabled	
	29:26	Reserved		
		Format:	MBZ	
	25:24	Color Depth		
		Value	Name	
		00b	8 Bit Color	
		01b	16 Bit Color(565)	
		10b	16 Bit Color(1555)	
		11b	32 Bit Color	
	23:16	Raster Operation		
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.		
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.		
	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.		
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.		
	31:0	Destination Base Address Format: GraphicsAddress[31:0]		
BR09		Base address of the destination surface: X=0, Y=0. When Dest Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.		
	31:16	Source Y1 Coordinate (Top) 16 bit signed number.		



XY_SRC_COPY_BLT			
BR26	15:0	Source X1 Coordinate (Left) 16 bit signed number.	
6 BR11	31:16	Reserved Format:	MBZ
	15:0	Source Pitch (double word aligned) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Yand can be upto 128Kbytes (or 32KDwords).	
7 BR12	31:0	Source Base Address Format: GraphicsAddress[31:0]	Base address of the destination surface: X=0, Y=0. When Src Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.



XY_MONO_SRC_COPY_BLT

XY_MONO_SRC_COPY_BLT									
Project:	HSW								
Source:	BlitterCS								
Length Bias:	2								
<p>This BLT instruction performs a monochrome source copy where the only operands involved is a monochrome source and destination. The source and destination operands cannot overlap therefore the X and Y directions are always forward.</p>									
<p>All non-text monochrome sources are word aligned. At the end of a scan line of monochrome source, all bits until the next word boundary are ignored. The monochrome source data bit position field [2:0] indicates the bit position within the first byte of the scan line that should be used as the first source pixel which corresponds to the destination X1 coordinate.</p>									
<p>The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. The ROP value chosen must involve source and no pattern data in the ROP operation. Negative Stride (= Pitch) is NOT ALLOWED.</p>									
DWord	Bit	Description							
BR00	0 31:29	Client <table border="1"><tr><td>Default Value:</td><td>02h 2D Processor</td></tr><tr><td>Format:</td><td>Opcode</td></tr></table>	Default Value:	02h 2D Processor	Format:	Opcode			
Default Value:	02h 2D Processor								
Format:	Opcode								
28:22	Instruction Target(Opcode) <table border="1"><tr><td>Default Value:</td><td>54h</td></tr><tr><td>Format:</td><td>Opcode</td></tr></table>	Default Value:	54h	Format:	Opcode				
Default Value:	54h								
Format:	Opcode								
21:20	32bpp Byte Mask This field is only used for 32bpp. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name								
00b	[Default]								
1xb	Write Alpha Channel								
x1b	Write RGB Channel								
19:17	Monochrome source data bit position of the first pixel within a byte per scan line.								
16:12	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ						
Format:	MBZ								
11	Tiling Enable								
10									
9									
8									



XY_MONO_SRC_COPY_BLT

			Value	Name	Description
			0b	Tiling Disabled (Linear Blit)	
			1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
	10:8	Reserved			
		Format:			MBZ
	7:0	DWord Length			
			Value	Name	
			06h		
1	31	Reserved			
BR13		Format:			MBZ
	30	Clipping Enabled			
			Value	Name	
			0b	Disabled	
			1b	Enabled	
	29	Mono Source Transparency Mode			
			Value	Name	
			0	Use Background	
			1	Transparency Enabled	
	28:26	Reserved			
		Format:			MBZ
	25:24	Color Depth			
			Value	Name	
			00b	8 Bit Color	
			01b	16 Bit Color(565)	
			10b	16 Bit Color(1555)	
			11b	32 Bit Color	
	23:16	Raster Operation			
	15:0	Destination Pitch in DWords			2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
2	31:16	Destination Y1 Coordinate (Top)			
BR22		16 bit signed number.			
	15:0	Destination X1 Coordinate (Left)			
		16 bit signed number.			
3	31:16	Destination Y2 Coordinate (Bottom)			
		16 bit signed number.			



XY_MONO_SRC_COPY_BLT		
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.
4 BR09	31:0	Destination Base Address Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
5 BR12	31:0	Source Address Format: GraphicsAddress[31:0] (address corresponding to DST X1,Y1) (Note no NPO2 change here).
6 BR18	31:0	Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7 BR19	31:0	Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]



XY_FULL_BLT

XY_FULL_BLT							
Project:	HSW						
Source:	BlitterCS						
Length Bias:	2						
The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source and pattern operands are the same bit width as the destination operand.							
The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.							
All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.							
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.							
DWord	Bit	Description					
0 BR00	31:29	Client <table border="1"><tr><td>Default Value:</td><td>02h 2D Processor</td></tr><tr><td>Format:</td><td>Opcode</td></tr></table>	Default Value:	02h 2D Processor	Format:	Opcode	
Default Value:	02h 2D Processor						
Format:	Opcode						
28:22	Instruction Target(Opcode) <table border="1"><tr><td>Default Value:</td><td>55h</td></tr><tr><td>Format:</td><td>Opcode</td></tr></table>	Default Value:	55h	Format:	Opcode		
Default Value:	55h						
Format:	Opcode						
21:20	32bpp Byte Mask This field is only used for 32bpp. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel
Value	Name						
00b	[Default]						
1xb	Write Alpha Channel						

XY_FULL_BLT

		x1b	Write RGB Channel
19:16	Reserved	Format:	MBZ
15	Src Tiling Enable		
	Value	Name	Description
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
14:12	Pattern Horizontal Seed	Pixel of the scan line to start on corresponding to DST X=0.	
11	Dest Tiling Enable		
	Value	Name	Description
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
10:8	Pattern Vertical Seed	Starting scan line of the 8x8 pattern corresponding to DST Y=0.	
7:0	DWord Length	Default Value:	07h
1	31	Reserved	
	Format:	MBZ	
BR13	30	Clipping Enabled	
	Value	Name	
	0b	Disabled	
	1b	Enabled	
29:26	Reserved	Format:	MBZ
25:24	Color Depth		
	Value	Name	
	00b	8 Bit Color	
	01b	16 Bit Color(565)	
	10b	16 Bit Color(1555)	
	11b	32 Bit Color	
23:16	Raster Operation		
15:0	Destination Pitch in DWords	2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).	
2	31:16	Destination Y1 Coordinate (Top)	



XY_FULL_BLT

BR22		16 bit signed number.		
15:0		Destination X1 Coordinate (Left) 16 bit signed number.		
3		Destination Y2 Coordinate (Bottom) 16 bit signed number.		
BR23		15:0 Destination X2 Coordinate (Right) 16 bit signed number.		
4		Destination Base Address <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
BR09		Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table> <p>Should be programmed all 0's for 48bit addressing.</p>	Format:	MBZ
Format:	MBZ			
5		Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
6		Source Y1 Coordinate (Top) 16 bit signed number.		
BR26		15:0 Source X1 Coordinate (Left) 16 bit signed number.		
7		Source Address <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
8		Pattern Base (28:06 are implemented) (Note no NPO2 change here). The pattern data must be located in linear memory.		
BR15				



XY_FULL_MONO_SRC_BLT

XY_FULL_MONO_SRC_BLT		
Project:	HSW	
Source:	BlitterCS	
Length Bias:	2	
<p>The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is monochrome and the pattern operand is the same bit width as the destination.</p> <p>The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.</p> <p>All non-text and non-immediate monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the Destination X1 coordinate.</p> <p>All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.</p> <p>The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.</p> <p>Negative Stride (= Pitch) is NOT ALLOWED</p>		
DWord	Bit	Description
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode
	28:22	Instruction Target(Opcode) Default Value: 56h Format: Opcode
	21:20	32bpp Byte Mask This field is only used for 32bpp.



XY_FULL_MONO_SRC_BLT

		Value	Name									
		00b	[Default]									
		1xb	Write Alpha Channel									
		x1b	Write RGB Channel									
19:17	Monochrome source data bit position of the first pixel within a byte per scan line.											
16:15	Reserved Format:											
14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)											
11	Tiling Enable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>			Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description										
0b	Tiling Disabled (Linear Blit)											
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.										
10:8	Pattern Vertical Seed Starting scan line of the 8x8 pattern corresponding to DST Y = 0.											
7:0	DWord Length <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>07h</td><td></td></tr></tbody></table>			Value	Name	07h						
Value	Name											
07h												
1 BR13	31	Reserved Format:										
	30	Clipping Enabled <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0b</td><td>Disabled</td></tr><tr><td>1b</td><td>Enabled</td></tr></tbody></table>			Value	Name	0b	Disabled	1b	Enabled		
Value	Name											
0b	Disabled											
1b	Enabled											
29	Mono Source Transparency Mode <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Use Background</td></tr><tr><td>1</td><td>Transparency Enabled</td></tr></tbody></table>			Value	Name	0	Use Background	1	Transparency Enabled			
Value	Name											
0	Use Background											
1	Transparency Enabled											
28:26	Reserved Format:											
25:24	Color Depth <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>8 Bit Color</td></tr><tr><td>01b</td><td>16 Bit Color(565)</td></tr><tr><td>10b</td><td>16 Bit Color(1555)</td></tr></tbody></table>			Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											



XY_FULL_MONO_SRC_BLT

		11b	32 Bit Color	
	23:16	Raster Operation		
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
2 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.		
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.		
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.		
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.		
4 BR09	31:0	Destination Base Address		
		Format:	GraphicsAddress[31:0]	
		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.		
5 BR12	31:0	Mono Source Address		
		Format:	GraphicsAddress[31:0]	
		(address corresponds to DST X1, Y1) (Note no NPO2 change here).		
6 BR18	31:0	Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
7 BR19	31:0	Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]		
8 BR15	31:0	Pattern Base Address		
		Format:	GraphicsAddress[31:0]	
		(28:06 are implemented) (Note no NPO2 change here). The pattern data must be located in linear memory.		



XY_FULL_MONO_PATTERN_BLT

XY_FULL_MONO_PATTERN_BLT		
Project:	HSW	
Source:	BlitterCS	
Length Bias:	2	
<p>The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The pattern operand is monochrome and the source operand is the same bit width as the destination operand.</p> <p>The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.</p> <p>The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation.</p> <p>All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.</p> <p>The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.</p> <p>Setting both Solid Pattern Select =1 and Mono Pattern Transparency = 1 is mutually exclusive. The device implementation results in NO PIXELs DRAWN.</p>		
DWord	Bit	Description
0 BR00	31:29	Client
		Default Value: 02h 2D Processor
		Format: Opcode
28:22	Instruction Target(Opcode)	



XY_FULL_MONO_PATTERN_BLT

		Default Value:	57h											
		Format:	Opcode											
21:20	32bpp Byte Mask This field is only used for 32bpp.													
	<table border="1"> <thead> <tr> <th>Value</th> <th colspan="2">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td colspan="2">[Default]</td></tr> <tr> <td>1xb</td> <td colspan="2">Write Alpha Channel</td></tr> <tr> <td>x1b</td> <td colspan="2">Write RGB Channel</td></tr> </tbody> </table>		Value	Name		00b	[Default]		1xb	Write Alpha Channel		x1b	Write RGB Channel	
Value	Name													
00b	[Default]													
1xb	Write Alpha Channel													
x1b	Write RGB Channel													
19:16	Reserved													
15	Src Tiling Enable													
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td> </tr> </tbody> </table>			Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.		
Value	Name	Description												
0b	Tiling Disabled (Linear Blit)													
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.												
14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)													
11	Dest Tiling Enable													
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Tiling Disabled (Linear Blit)</td> <td></td> </tr> <tr> <td>1b</td> <td>Tiling Enabled</td> <td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td> </tr> </tbody> </table>			Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.		
Value	Name	Description												
0b	Tiling Disabled (Linear Blit)													
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.												
10:8	Pattern Vertical Seed Starting scan line of the 8x8 pattern corresponding to DST Y=0.													
7:0	DWord Length													
	<table border="1"> <thead> <tr> <th>Value</th> <th colspan="2">Name</th> </tr> </thead> <tbody> <tr> <td>0Ah</td> <td colspan="2"></td></tr> </tbody> </table>			Value	Name		0Ah							
Value	Name													
0Ah														
1	Solid Pattern Select													
BR13	31	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No Solid Pattern</td> </tr> <tr> <td>1</td> <td>Solid Pattern</td> </tr> </tbody> </table>		Value	Name	0	No Solid Pattern	1	Solid Pattern					
Value	Name													
0	No Solid Pattern													
1	Solid Pattern													
		30	Clipping Enabled											
			<table border="1"> <thead> <tr> <th>Value</th> <th colspan="2">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td colspan="2">Disabled</td></tr> <tr> <td>1b</td> <td colspan="2">Enabled</td></tr> </tbody> </table>			Value	Name		0b	Disabled		1b	Enabled	
Value	Name													
0b	Disabled													
1b	Enabled													
29	Reserved													
	<table border="1"> <tr> <td>Format:</td> <td colspan="2">MBZ</td> </tr> </table>			Format:	MBZ									
Format:	MBZ													
28:27	Mono Source Transparency Mode													
	<table border="1"> <thead> <tr> <th>Value</th> <th colspan="2">Name</th> </tr> </thead> </table>			Value	Name									
Value	Name													



XY_FULL_MONO_PATTERN_BLT

		<table border="1"> <tr> <td>0</td><td>Use Background</td></tr> <tr> <td>1</td><td>Transparency Enabled</td></tr> </table>	0	Use Background	1	Transparency Enabled						
0	Use Background											
1	Transparency Enabled											
	26	Reserved Format: MBZ										
	25:24	Color Depth <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	Raster Operation										
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.										
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.										
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.										
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.										
4	31:0	Destination Base Address Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.										
5	31:16	Reserved Format: MBZ										
BR11	15:0	Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
6	31:16	Source Y1 Coordinate (Top) 16 bit signed number.										
BR26	15:0	Source X1 Coordinate (Left) 16 bit signed number.										
7	31:0	Source Base Address Format: GraphicsAddress[31:0]										

XY_FULL_MONO_PATTERN_BLT

BR12		(base address of the source surface: X=0, Y=0). When Src Tiling is enabled (Bit 15 enabled), this address is limited to 4Kbytes.
8 BR16	31:0	Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
9 BR17	31:0	Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
10 BR20	31:0	Pattern Data 0 (least significant DW)
11 BR21	31:0	Pattern Data 1 (most significant DW)



XY_FULL_MONO_PATTERN_MONO_SRC_BLT

XY_FULL_MONO_PATTERN_MONO_SRC_BLT		
Project:	HSW	
Source:	BlitterCS	
Length Bias:	2	
<p>The full BLT provides the ability to specify all 3 operands: destination, source, and pattern. The pattern and source operands are monochrome.</p> <p>The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.</p> <p>All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate.</p> <p>The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the source bit is 1, then the pattern foreground color is used in the ROP operation. The monochrome source transparency mode works identical to the pattern transparency mode.</p> <p>All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.</p> <p>The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.</p> <p>Setting both Solid Pattern Select =1 and Mono Pattern Transparency = 1 is mutually exclusive. The device implementation results in NO PIXELs DRAWN.</p> <p>Negative Stride (= Pitch) is NOT ALLOWED.</p>		
DWord	Bit	Description



XY_FULL_MONO_PATTERN_MONO_SRC_BLT			
0 BR00	31:29	Client	
		Default Value:	02h 2D Processor
		Format:	Opcode
	28:22	Instruction Target(Opcode)	
		Default Value:	58h
		Format:	Opcode
	21:20	32bpp Byte Mask This field is only used for 32bpp.	
		Value	Name
		00b	[Default]
		1xb	Write Alpha Channel
		x1b	Write RGB Channel
1 BR13	19:17	Monochrome source data bit position of the first pixel within a byte per scan line.	
	16:15	Reserved	
		Format:	MBZ
	14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)	
	11	Tiling Enable	
		Value	Name
		0b	Tiling Disabled (Linear Blit)
		1b	Tiling Enabled [DevHSW] [DevHSW]: Tile-X or Tile-Y.
	10:8	Pattern Vertical Seed Starting scan line of the 8x8 pattern corresponding to DST Y = 0.	
	7:0	DWord Length	
1 BR13		Value	Name
		0Ah	
	31	Solid Pattern Select	
		Value	Name
		0	No Solid Pattern
1 BR13	30	Clipping Enabled	
		Value	Name
		0b	Disabled
		1b	Enabled
	29	Mono Source Transparency Mode	
1 BR13		Value	Name



XY_FULL_MONO_PATTERN_MONO_SRC_BLT

		<table border="1"> <tr><td>0</td><td>Use Background</td></tr> <tr><td>1</td><td>Transparency Enabled</td></tr> </table>	0	Use Background	1	Transparency Enabled						
0	Use Background											
1	Transparency Enabled											
	28	Mono Pattern Transparency Mode <table border="1"> <thead> <tr><th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>0</td><td>Use Background</td></tr> <tr><td>1</td><td>Transparency Enabled</td></tr> </tbody> </table>	Value	Name	0	Use Background	1	Transparency Enabled				
Value	Name											
0	Use Background											
1	Transparency Enabled											
	27:26	Reserved <table border="1"> <tr><td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ											
	25:24	Color Depth <table border="1"> <thead> <tr><th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>00b</td><td>8 Bit Color</td></tr> <tr><td>01b</td><td>16 Bit Color(565)</td></tr> <tr><td>10b</td><td>16 Bit Color(1555)</td></tr> <tr><td>11b</td><td>32 Bit Color</td></tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	Raster Operation										
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.										
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.										
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.										
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.										
4 BR09	31:0	Destination Base Address <table border="1"> <tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
5 BR12	31:0	Mono Source Address <table border="1"> <tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr> </table> (address corresponds to DST X1, Y1) (Note no NPO2 change here).	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
6 BR18	31:0	Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										



XY_FULL_MONO_PATTERN_MONO_SRC_BLT		
7 BR19	31:0	Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
8 BR16	31:0	Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
9 BR17	31:0	Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
10 BR20	31:0	Pattern Data 0 (least significant DW)
11 BR21	31:0	Pattern Data 1 (most significant DW)



XY_MONO_PAT_FIXED_BLT

XY_MONO_PAT_FIXED_BLT										
Project:	HSW									
Source:	BlitterCS									
Length Bias:	2									
MONO_PAT_FIXED_BLT is used when we have no source and the monochrome pattern is not trivial (is not a solid color only). The monochrome pattern is one of 10 fixed patterns described below. The pattern seeds can still be used with the fixed patterns, creating even more fixed patterns. This eliminates 2 doublewords compared to the XY_MONO_PAT_BLT command packet.										
All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.										
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.										
The monochrome pattern transparency mode indicates whether to use the pattern background color or de-assert the write enables when the bit in the pattern is 0. When the pattern bit is 1, then the pattern foreground color is used in the ROP operation.										
DWord	Bit	Description								
BR00	31:29	Client								
		Default Value:	02h 2D Processor							
		Format:	Opcode							
	28:22	Instruction Target(Opcode)								
		Default Value:	59h							
		Format:	Opcode							
	21:20	32bpp Byte Mask This field is only used for 32bpp.								
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>		Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19	Reserved									
	Format:	MBZ								



XY_MONO_PAT_FIXED_BLT

		Fixed Pattern																																		
	18:15	<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr><td>0000b</td><td>HS_HORIZONTAL</td></tr> <tr><td>0001b</td><td>HS_VERTICAL</td></tr> <tr><td>0010b</td><td>HS_FDIAGONAL</td></tr> <tr><td>0011b</td><td>HS_BDIAGONAL</td></tr> <tr><td>0100b</td><td>HS_CROSS</td></tr> <tr><td>0101b</td><td>HS_DIAGCROSS</td></tr> <tr><td>0110b</td><td>Reserved</td></tr> <tr><td>0111b</td><td>Reserved</td></tr> <tr><td>1000b</td><td>Screen Door</td></tr> <tr><td>1001b</td><td>SD Wide</td></tr> <tr><td>1010b</td><td>Walking Bit (one)</td></tr> <tr><td>1011b</td><td>Walking Zero</td></tr> <tr><td>1100b</td><td>Reserved</td></tr> <tr><td>1101b</td><td>Reserved</td></tr> <tr><td>1110b</td><td>Reserved</td></tr> <tr><td>1111b</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0000b	HS_HORIZONTAL	0001b	HS_VERTICAL	0010b	HS_FDIAGONAL	0011b	HS_BDIAGONAL	0100b	HS_CROSS	0101b	HS_DIAGCROSS	0110b	Reserved	0111b	Reserved	1000b	Screen Door	1001b	SD Wide	1010b	Walking Bit (one)	1011b	Walking Zero	1100b	Reserved	1101b	Reserved	1110b	Reserved	1111b	Reserved
Value	Name																																			
0000b	HS_HORIZONTAL																																			
0001b	HS_VERTICAL																																			
0010b	HS_FDIAGONAL																																			
0011b	HS_BDIAGONAL																																			
0100b	HS_CROSS																																			
0101b	HS_DIAGCROSS																																			
0110b	Reserved																																			
0111b	Reserved																																			
1000b	Screen Door																																			
1001b	SD Wide																																			
1010b	Walking Bit (one)																																			
1011b	Walking Zero																																			
1100b	Reserved																																			
1101b	Reserved																																			
1110b	Reserved																																			
1111b	Reserved																																			
	14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.																																		
	11	Tiling Enable <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr> <tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.																									
Value	Name	Description																																		
0b	Tiling Disabled (Linear Blit)																																			
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.																																		
	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.																																		
	7:0	DWord Length <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr><td>05h</td><td></td></tr> </tbody> </table>	Value	Name	05h																															
Value	Name																																			
05h																																				
1	31	Reserved Format: MBZ																																		
BR13	30	Clipping Enabled <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr><td>0b</td><td>Disabled</td></tr> <tr><td>1b</td><td>Enabled</td></tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled																												
Value	Name																																			
0b	Disabled																																			
1b	Enabled																																			
29	Reserved																																			



XY_MONO_PAT_FIXED_BLT

		Format: MBZ										
	28	Mono Pattern Transparency Mode <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Use Background</td></tr> <tr> <td>1</td><td>Transparency Enabled</td></tr> </tbody> </table>	Value	Name	0	Use Background	1	Transparency Enabled				
Value	Name											
0	Use Background											
1	Transparency Enabled											
	27:26	Reserved										
		Format: MBZ										
	25:24	Color Depth <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>8 Bit Color</td></tr> <tr> <td>01b</td><td>16 Bit Color(565)</td></tr> <tr> <td>10b</td><td>16 Bit Color(1555)</td></tr> <tr> <td>11b</td><td>32 Bit Color</td></tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
	23:16	Raster Operation										
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.										
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.										
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.										
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.										
4	31:0	Destination Base Address <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:0]</td></tr> </table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]								
Format:	GraphicsAddress[31:0]											
5	31:0	Pattern Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										
BR16												
6	31:0	Pattern Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]										
BR17												



XY_MONO_SRC_COPY_IMMEDIATE_BLT

XY_MONO_SRC_COPY_IMMEDIATE_BLT					
Project:	HSW				
Source:	BlitterCS				
Length Bias:	2				
This instruction allows the Driver to send monochrome data through the instruction stream, eliminating the read latency of the source during command execution.					
The IMMEDIATE_BLT data MUST transfer an even number of doublewords and the exact number of quadwords. DWL indicates the total number of Dwords of immediate data.					
All non-text monochrome sources are word aligned. At the end of a scan line of monochrome source, all bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates the bit position within the first byte of the scan line that should be used as the first source pixel which corresponds to the destination X1 coordinate.					
The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation. The ROP value chosen must involve source and no pattern data in the ROP operation.					
The monochrome source data supplied corresponds to the Destination X1 and Y1 coordinates.					
Negative Stride (= Pitch) is NOT ALLOWED.					
DWord	Bit	Description			
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode			
	28:22	Instruction Target(Opcode) Default Value: 71h Format: Opcode			
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr></tbody></table>	Value	Name	00b
Value	Name				
00b	[Default]				



XY_MONO_SRC_COPY_IMMEDIATE_BLT

		1xb	Write Alpha Channel	
		x1b	Write RGB Channel	
19:17	Monochrome source data bit position of the first pixel within a byte per scan line.			
16:12	Reserved			
	Format:			
11	Dest Tiling Enable			
	Value	Name	Description	
	0b	Tiling Disabled (Linear Blit)		
	1b	Tiling Enabled	Tile-X or Tile-Y HSW	
10:8	Reserved			
	Format:			
7:0	DWord Length			
	Default Value: 05h Excludes DWORD 0,1			
	05 + DWL = (Number of Immediate double words)h			
1	31	Reserved		
BR13		Format:		
	30	Clipping Enabled		
		Value	Name	
		0b	Disabled	
		1b	Enabled	
	29	Mono Source Transparency Mode		
		Value	Name	
		0b	Transparency Enabled	
		1b	Use Background	
	28:26	Reserved		
		Format:		
	25:24	Color Depth		
		Value	Name	
		00b	8 Bit Color	
		01b	16 Bit Color(565)	
		10b	16 Bit Color(1555)	
		11b	32 Bit Color	
	23:16	Raster Operation		
	15:0	Destination Pitch in DWords		
		2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-		



XY_MONO_SRC_COPY_IMMEDIATE_BLT		
		X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).
2 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.
4 BR09	31:0	Destination Base Address Format: <input type="text"/> GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
5 BR18	31:0	Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
6 BR19	31:0	Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]
7..n	31:0	Immediate Data



XY_PAT_BLT_IMMEDIATE

XY_PAT_BLT_IMMEDIATE									
DWord	Bit	Description							
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode							
	28:22	Instruction Target(Opcde) Default Value: 72h Format: Opcode							
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b
Value	Name								
00b	[Default]								
1xb	Write Alpha Channel								
x1b	Write RGB Channel								
19:15	Reserved Format: MBZ								
14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.								
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead></table>	Value	Name	Description					
Value	Name	Description							
10:8									
7:6									
5:4									



XY_PAT_BLT_IMMEDIATE

		<table border="1"> <tr> <td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr> <tr> <td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr> </table>	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.			
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.									
	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.									
	7:0	DWord Length Default Value: 03h Excludes DWORD 0,1 03 + DWL = (Number of Immediate double)h									
BR13	31	Reserved Format: MBZ									
	30	Clipping Enabled <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
	Value	Name									
	0b	Disabled									
	1b	Enabled									
	29:26	Reserved Format: MBZ									
25:24	Color Depth <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	Raster Operation										
15:0	Destination Pitch in DWords 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.									
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.									
BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.									
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.									
BR09	31:0	Destination Base Address Format: GraphicsAddress[31:0]									



XY_PAT_BLT_IMMEDIATE

		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
5..n	31:0	Immediate Data



XY_SRC_COPY_CHROMA_BLT

XY_SRC_COPY_CHROMA_BLT	
Project:	HSW
Source:	BlitterCS
Length Bias:	2
<p>This BLT instruction performs a color source copy with chroma-keying where the only operands involved is a color source and destination of the same bit width.</p> <p>The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.</p> <p>The ROP value chosen must involve source and no pattern data in the ROP operation.</p>	
Programming Notes	
<p>This command should not be used if all of the following conditions are met. Either use alternative methods such as Scratch and temporary memory or break up the BLT commands to avoid this issue.</p> <ul style="list-style-type: none">• Source Y1 == Destination Y1 - Explanation: Source and Destination start pixel Y coordinates (Source(Y1), Destination(Y1)) are same (that is Source and Destination planes are not vertically shifted to each other, but are aligned)• Source X1 > Destination X1 - Explanation: Destination start pixel X1, is at left (i.e. left shifted) from the Source start pixel X1. In other words, Source (X1) is > Destination (X1)• Source X1 Virtual Address[31:5] == Destination X1 Virtual Address[31:5] - Explanation: SRC X1 1/2 cacheline virtual address = DST X1 1/2 cacheline virtual address• Destination X2 Virtual Address[31:5] != Destiation X1 Virtual Address[31:5] - Explanation: DST X2 1/2 cacheline virtual address Not equal to DST X1 1/2 cacheline virtual address.	



XY_SRC_COPY_CHROMA_BLT

Alternative Procedure for Driver: The driver can work around this issue by separating blit operations into two separate blits. The driver can achieve this by:

2.
Blit 1: Copy the source to another temporary surface which does not overlap with the source (by giving it a different Base Address)
3.
Blit 2: Copy that temporary surface to the original destination surface which obviously will also not be overlapping.

DWord	Bit	Description								
BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode								
	28:22	Instruction Target(Opcode) Default Value: 73h Format: Opcode								
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19:17	Transparency Range Mode (chroma-key)									
16	Reserved Format: MBZ									
15	Src Tiling Enable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear)</td><td></td></tr><tr><td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description								
0b	Tiling Disabled (Linear)									
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.								
14:12	Reserved Format: MBZ									
11	Dest Tiling Enable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr></tbody></table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)				
Value	Name	Description								
0b	Tiling Disabled (Linear Blit)									



XY_SRC_COPY_CHROMA_BLT

		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.		
	10:8	Reserved				
		Format:		MBZ		
	7:0	DWord Length				
		Value		Name		
		08h				
	1	31	Reserved			
	BR13		Format:		MBZ	
		30	Clipping Enabled			
			Value		Name	
			0b		Disabled	
			1b		Enabled	
		29:26	Reserved			
			Format:		MBZ	
		25:24	Color Depth			
			Value		Name	
			00b		8 Bit Color	
			01b		16 Bit Color(565)	
			10b		16 Bit Color(1555)	
			11b		32 Bit Color	
		23:16	Raster Operation			
		15:0	Destination Pitch in DWords			
			2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).			
	2	31:16	Destination Y1 Coordinate (Top)			
	BR22		16 bit signed number.			
		15:0	Destination X1 Coordinate (Left)			
	3	31:16	Destination Y2 Coordinate (Bottom)			
	BR23		16 bit signed number.			
		15:0	Destination X2 Coordinate (Right)			
	4	31:0	Destination Base Address			
	BR09		Format:		GraphicsAddress[31:0]	
			Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.			



XY_SRC_COPY_CHROMA_BLT

5 BR26	31:16	Source Y1 Coordinate (Top) 16 bit signed number.		
	15:0	Source X1 Coordinate (Left) 16 bit signed number.		
6 BR11	31:16	Reserved <table border="1" style="width: 100%;"><tr><td style="width: 50%;">Format:</td><td style="width: 50%;">MBZ</td></tr></table>	Format:	MBZ
Format:	MBZ			
15:0	Source Pitch (double word aligned) and in DWords 2's complement. For Tiled Src (bit 15 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).			
7 BR12	31:0	Source Base Address <table border="1" style="width: 100%;"><tr><td style="width: 50%;">Format:</td><td style="width: 50%;">GraphicsAddress[31:0]</td></tr></table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
8 BR18	31:0	Transparency Color Low (Chroma-key Low = Pixel Greater or Equal)		
9 BR19	31:0	Transparency Color High (Chroma-key High = Pixel Less or Equal)		



XY_FULL_IMMEDIATE_PATTERN_BLT

XY_FULL_IMMEDIATE_PATTERN_BLT							
Project:	HSW						
Source:	BlitterCS						
Length Bias:	2						
The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source and immediate pattern operands are the same bit width as the destination operand. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64 DWs) for 8, 16, and 32 bpp color patterns. DWL indicates the total number of Dwords of immediate data.							
The source and destination operands may overlap, which means that the X and Y directions can be either forward or backwards. The BLT Engine takes care of all situations. The base addresses plus the X and Y coordinates determine if there is an overlap between the source and destination operands. If the base addresses of the source and destination are the same and the Source X1 is less than Destination X1, then the BLT Engine performs the accesses in the X-backwards access pattern. There is no need to look for an actual overlap. If the base addresses are the same and Source Y1 is less than Destination Y1, then the scan line accesses start at Destination Y2 with the corresponding source scan line and the strides are subtracted for every scan line access.							
All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.							
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.							
DWord	Bit	Description					
0 BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode					
	28:22	Instruction Target(Opcode) Default Value: 74h Format: Opcode					
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb
Value	Name						
00b	[Default]						
1xb	Write Alpha Channel						



XY_FULL_IMMEDIATE_PATTERN_BLT

		x1b	Write RGB Channel
19:16	Reserved	Format:	MBZ
15	Src Tiling Enable		
	Value	Name	Description
	0b	Tiling Disabled (Linear)	
	1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)		
11	Dest Tiling Enable		
	Value	Name	Description
	0b	Tiling Disabled (Linear Blit)	
	1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
10:8	Pattern Vertical Seed Starting scan line of the 8x8 pattern corresponding to DST Y=0.		
7:0	DWord Length Default Value: 06h Excludes DWORD 0,1 06 + DWL = (Number of Immediate double words)h		
1	Reserved		
BR13	31	Format:	MBZ
	Clipping Enabled		
	Value	Name	
	0b	Disabled	
	1b	Enabled	
29:26	Reserved		
	Format:		MBZ
25:24	Color Depth		
	Value	Name	
	00b	8 Bit Color	
	01b	16 Bit Color(565)	
	10b	16 Bit Color(1555)	
	11b	32 Bit Color	
23:16	Raster Operation		
15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-		



XY_FULL_IMMEDIATE_PATTERN_BLT				
		X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).		
2 BR22	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.		
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.		
3 BR23	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.		
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.		
4 BR09	31:0	Destination Base Address <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Src Tiling is enabled (Bit_15 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
5 BR11	31:16	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table> Should be programmed all 0's for 48bit addressing.	Format:	MBZ
Format:	MBZ			
15:0	Source Pitch (double word aligned and signed) and in DWords 2's complement. For Tiled Src (bit 11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).			
6 BR26	31:16	Source Y1 Coordinate (Top) 16 bit signed number.		
	15:0	Source X1 Coordinate (Left) 16 bit signed number.		
7 BR12	31:0	Source Address <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:0]</td> </tr> </table> Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 15 enabled), this address is limited to 4Kbytes.	Format:	GraphicsAddress[31:0]
Format:	GraphicsAddress[31:0]			
8..n	31:0	Immediate Data 0		



XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT

XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT		
Project:	HSW	
Source:	BlitterCS	
Length Bias:	2	
<p>The full BLT is the most comprehensive BLT instruction. It provides the ability to specify all 3 operands: destination, source, and pattern. The source operand is a monochrome and the immediate pattern operand is the same bit width as the destination. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.</p>		
<p>The monochrome source transparency mode indicates whether to use the source background color or de-assert the write enables when the bit in the source is 0. When the source bit is 1, then the source foreground color is used in the ROP operation.</p>		
<p>All non-text monochrome sources are word aligned. At the end of a scan line the monochrome source, the remaining bits until the next word boundary are ignored. The Monochrome source data bit position field [2:0] indicates which bit position within the first byte should be used as the first source pixel which corresponds to the destination X1 coordinate.</p>		
<p>All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.</p>		
<p>The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.</p>		
<p>Negative Stride (= Pitch) is NOT ALLOWED.</p>		
DWord	Bit	Description
BR00	31:29	Client
		Default Value: 02h 2D Processor
	28:22	Format: Opcode
		Instruction Target(Opcode)
	21:20	Default Value: 75h
		Format: Opcode
32bpp Byte Mask		



XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT

		This field is only used for 32bpp.									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>[Default]</td></tr> <tr> <td>1xb</td><td>Write Alpha Channel</td></tr> <tr> <td>x1b</td><td>Write RGB Channel</td></tr> </tbody> </table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel	
Value	Name										
00b	[Default]										
1xb	Write Alpha Channel										
x1b	Write RGB Channel										
	19:17	Monochrome source data bit position of the first pixel within a byte per scan line.									
	16:15	Reserved Format: MBZ									
	14:12	Pattern Horizontal Seed (pixel of the scan line to start on corresponding to DST X=0)									
	11	Tiling Enable <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr> <tr> <td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.									
	10:8	Pattern Vertical Seed Starting scan line of the 8x8 pattern corresponding to DST Y=0.									
	7:0	DWord Length Default Value: 06h Excludes DWORD 0,1 06 + DWL = (Number of Immediate double words)h									
BR13	31	Reserved Format: MBZ									
	30	Clipping Enabled <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Disabled</td></tr> <tr> <td>1b</td><td>Enabled</td></tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled			
Value	Name										
0b	Disabled										
1b	Enabled										
29	Mono Source Transparency Mode <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Use Background</td></tr> <tr> <td>1</td><td>Transparency Enabled</td></tr> </tbody> </table>	Value	Name	0	Use Background	1	Transparency Enabled				
Value	Name										
0	Use Background										
1	Transparency Enabled										
28:26	Reserved Format: MBZ										
25:24	Color Depth <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>8 Bit Color</td></tr> <tr> <td>01b</td><td>16 Bit Color(565)</td></tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)				
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										



XY_FULL_MONO_SRC_IMMEDIATE_PATTERN_BLT

		<table border="1"><tr><td>10b</td><td>16 Bit Color(1555)</td></tr><tr><td>11b</td><td>32 Bit Color</td></tr></table>	10b	16 Bit Color(1555)	11b	32 Bit Color
10b	16 Bit Color(1555)					
11b	32 Bit Color					
	23:16	Raster Operation				
	15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).				
2	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.				
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.				
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.				
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.				
4	31:0	Destination Base Address <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.</p>	Format:	GraphicsAddress[31:0]		
Format:	GraphicsAddress[31:0]					
5	31:0	Mono Source Address <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>(address corresponds to DST X1, Y1) (Note no NPO2 change here).</p>	Format:	GraphicsAddress[31:0]		
Format:	GraphicsAddress[31:0]					
6	31:0	Source Background Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]				
BR18						
7	31:0	Source Foreground Color 8 bit = [7:0], 16 bit = [15:0], 32 bit = [31:0]				
BR19						
8..n	31:0	Immediate Data				



XY_PAT_CHROMA_BLT

XY_PAT_CHROMA_BLT										
DWord	Bit	Description								
BR00	0 31:29	Client Default Value: 02h 2D Processor Format: Opcode								
	28:22	Instruction Target(Opcode) Default Value: 76h Format: Opcode								
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b	Write RGB Channel
Value	Name									
00b	[Default]									
1xb	Write Alpha Channel									
x1b	Write RGB Channel									
19:17	Transparency Range Mode (chroma-key) - Dst Chroma-key modes ONLY (SRC ILLEGAL)									
16:15	Reserved Format: MBZ									
14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.									
11	Tiling Enable <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead></table>	Value	Name	Description						
Value	Name	Description								
10:8										
7:6										
5:4										



XY_PAT_CHROMA_BLT

		<table border="1"> <tr> <td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr> <tr> <td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr> </table>	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.				
0b	Tiling Disabled (Linear Blit)											
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.										
	10:8	Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.										
	7:0	DWord Length Default Value: <input type="text" value="06h"/>										
1	31	Reserved Format: <input type="text"/> MBZ										
BR13	30	Clipping Enabled <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0b</td> <td>Disabled</td> </tr> <tr> <td>1b</td> <td>Enabled</td> </tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
Value	Name											
0b	Disabled											
1b	Enabled											
29:26	Reserved Format: <input type="text"/> MBZ											
	25:24	Color Depth <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>8 Bit Color</td> </tr> <tr> <td>01b</td> <td>16 Bit Color(565)</td> </tr> <tr> <td>10b</td> <td>16 Bit Color(1555)</td> </tr> <tr> <td>11b</td> <td>32 Bit Color</td> </tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b	32 Bit Color
Value	Name											
00b	8 Bit Color											
01b	16 Bit Color(565)											
10b	16 Bit Color(1555)											
11b	32 Bit Color											
23:16	Raster Operation											
	15:0	Destination Pitch in DWords 2's complement (Negative Pitch Not allowed for Pixel nor Text) For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.										
BR22	15:0	Destination X1 Coordinate (Left) 16 bit signed number.										
	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.										
BR23	15:0	Destination X2 Coordinate (Right) 16 bit signed number.										
	31:0	Destination Base Address Format: <input type="text"/> GraphicsAddress[31:0]										
4		Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit 11 enabled), this address is limited to 4Kbytes.										
BR09												



XY_PAT_CHROMA_BLT

XY_PAT_CHROMA_BLT		
5 BR15	31:0	Pattern Base Address Format: GraphicsAddress[31:0] (26:06 are used, other bits are ignored) (Note no NPO2 change here). The pattern data must be located in linear memory.
6 BR18	31:0	Transparency Color Low (Chroma-key Low = Pixel Greater or Equal)
7 BR19	31:0	Transparency Color High (Chroma-key High = Pixel Less or Equal)



XY_PAT_CHROMA_BLT_IMMEDIATE

XY_PAT_CHROMA_BLT_IMMEDIATE									
Project:	HSW								
Source:	BlitterCS								
Length Bias:	2								
PAT_BLT_IMMEDIATE is used when there is no source and the color pattern is not trivial (is not a solid color only) and the pattern is pulled through the command stream. The immediate data sizes are 64 bytes (16 DWs), 128 bytes (32 DWs), or 256 (64DWs) for 8, 16, and 32 bpp color patterns.									
DWL indicates the total number of Dwords of immediate data. All scan lines and pixels that fall within the ClipRect Y and X coordinates are written. Only pixels within the ClipRectX coordinates and the Destination X coordinates are written using the raster operation.									
The Pattern Seeds correspond to Destination X = 0 (horizontal) and Y = 0 (vertical). The alignment is relative to the destination coordinates. The pixel of the pattern used / scan line is the (destination X coordinate + horizontal seed) modulo 8. The scan line of the pattern used is the (destination Y coordinate + vertical seed) modulo 8.									
DWord	Bit	Description							
0 BR00	31:29	Client Default Value: 02h 2D Processor Format: Opcode							
	28:22	Instruction Target(Opcode) Default Value: 77h Format: Opcode							
	21:20	32bpp Byte Mask This field is only used for 32bpp. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>[Default]</td></tr><tr><td>1xb</td><td>Write Alpha Channel</td></tr><tr><td>x1b</td><td>Write RGB Channel</td></tr></tbody></table>	Value	Name	00b	[Default]	1xb	Write Alpha Channel	x1b
Value	Name								
00b	[Default]								
1xb	Write Alpha Channel								
x1b	Write RGB Channel								
19:17	Transparency Range Mode (chroma-key) - Dst Chroma-key modes ONLY (SRC ILLEGAL)								
16:15	Reserved Format: MBZ								
14:12	Pattern Horizontal Seed Pixel of the scan line to start on corresponding to DST X=0.								



XY_PAT_CHROMA_BLT_IMMEDIATE

BR13	11	Tiling Enable									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Tiling Disabled (Linear Blit)</td><td></td></tr> <tr> <td>1b</td><td>Tiling Enabled</td><td>[DevHSW] [DevHSW]: Tile-X or Tile-Y.</td></tr> </tbody> </table>	Value	Name	Description	0b	Tiling Disabled (Linear Blit)		1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.
Value	Name	Description									
0b	Tiling Disabled (Linear Blit)										
1b	Tiling Enabled	[DevHSW] [DevHSW]: Tile-X or Tile-Y.									
Pattern Vertical Seed Scan line of the 8x8 pattern to start on corresponding to DST Y=0.											
7:0	DWord Length										
	Default Value: 05h Excludes DWORD 0,1 05 + DWL = (Number of Immediate double)h										
31	Reserved										
	Format: MBZ										
30	Clipping Enabled										
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0b</td><td>Disabled</td></tr> <tr> <td>1b</td><td>Enabled</td></tr> </tbody> </table>	Value	Name	0b	Disabled	1b	Enabled				
Value	Name										
0b	Disabled										
1b	Enabled										
Reserved											
BR22	29:26										
	25:24	Color Depth									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>8 Bit Color</td></tr> <tr> <td>01b</td><td>16 Bit Color(565)</td></tr> <tr> <td>10b</td><td>16 Bit Color(1555)</td></tr> <tr> <td>11b</td><td>32 Bit Color</td></tr> </tbody> </table>	Value	Name	00b	8 Bit Color	01b	16 Bit Color(565)	10b	16 Bit Color(1555)	11b
Value	Name										
00b	8 Bit Color										
01b	16 Bit Color(565)										
10b	16 Bit Color(1555)										
11b	32 Bit Color										
23:16	Raster Operation										
15:0	Destination Pitch in DWords 2's complement For Tiled surfaces (bit_11 enabled) this pitch is of 512Byte granularity for Tile-X, 128B granularity for Tile-Y and can be upto 128Kbytes (or 32KDwords).										
BR23	31:16	Destination Y1 Coordinate (Top) 16 bit signed number.									
	15:0	Destination X1 Coordinate (Left) 16 bit signed number.									
3	31:16	Destination Y2 Coordinate (Bottom) 16 bit signed number.									
	15:0	Destination X2 Coordinate (Right) 16 bit signed number.									
4	31:0	Destination Base Address									



XY_PAT_CHROMA_BLT_IMMEDIATE

BR09		Format: GraphicsAddress[31:0] Base address of the destination surface: X=0, Y=0. When Tiling is enabled (Bit_11 enabled), this address is limited to 4Kbytes.
5 BR18	31:0	Transparency Color Low (Chroma-key Low = Pixel Greater or Equal)
6 BR19	31:0	Transparency Color High (Chroma-key High = Pixel Less or Equal)
7..n	31:0	Immediate Data



STATE_PREFETCH

STATE_PREFETCH				
Restriction				
DWord	Bit	Description		
0	31:29	Command Type	Default Value: 3h GFXPIPE	
	28:27	Command SubType	Default Value: 0h GFXPIPE_COMMON	
	26:24	3D Command Opcode	Default Value: 0h GFXPIPE_PIPELINED	
	23:16	3D Command Sub Opcode	Default Value: 03h STATE_PREFETCH	
	15:8	Reserved	Project: All Format: MBZ	
	7:0	DWord Length	Project: All Format: =n Total Length - 2	
		Value	Name	Description
		0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
	1	Prefetch Pointer	Project: All Format: GraphicsAddress[31:6]	



STATE_PREFETCH

		Specifies the 64-byte aligned address to start the prefetch from. This pointer is an absolute virtual address, it is not relative to any base pointer.						
	5:3	Reserved						
		Project: All						
		Format: MBZ						
	2:0	Prefetch Count						
		Project: All						
		Format: U3-1 count of cache lines						
		Indicates the number of contiguous 64-byte cache lines that will be prefetched.						
		<table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,7]</td><td></td><td>indicating a count of [1,8]</td></tr></tbody></table>	Value	Name	Description	[0,7]		indicating a count of [1,8]
Value	Name	Description						
[0,7]		indicating a count of [1,8]						



STATE_BASE_ADDRESS

STATE_BASE_ADDRESS

Project: HSW
Source: BSpec
Length Bias: 2

The STATE_BASE_ADDRESS command sets the base pointers for subsequent state, instruction, and media indirect object accesses by the GPE. (See Table 4-3. Base Address Utilization for details)

Programming Notes

The following commands must be reissued following any change to the base addresses

- 3DSTATE_CC_POINTERS
- 3DSTATE_BINDING_TABLE_POINTERS
- 3DSTATE_SAMPLER_STATE_POINTERS
- 3DSTATE_VIEWPORT_STATE_POINTERS
- MEDIA_STATE_POINTERS

Execution of this command causes a full pipeline flush, thus its use should be minimized for higher performance

DWord	Bit	Description	
0	31:29	Command Type	Default Value: 3h GFXPIPE
	28:27	Command SubType	Default Value: 0h GFXPIPE_COMMON
	26:24	3D Command Opcode	Default Value: 1h GFXPIPE_NONPIPELINED
	23:16	3D Command Sub Opcode	Default Value: 01h STATE_BASE_ADDRESS
	15:8	Reserved	Project: All Format: MBZ
	7:0	DWord Length	Project: All Format: =n Total Length - 2
Value		Name	Description
8		DWORD_COUNT_n [Default]	Excludes DWord (0,1)



STATE_BASE_ADDRESS

1	31:12	General State Base Address										
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table>	Project:	All	Format:	GraphicsAddress[31:12]						
Project:	All											
Format:	GraphicsAddress[31:12]											
Specifies the 4K-byte aligned base address for general state accesses. See Table 4-3 for details on where this base address is used.												
11:8	General State Memory Object Control State											
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table>	Project:	All	Format:	MEMORY_OBJECT_CONTROL_STATE							
Project:	All											
Format:	MEMORY_OBJECT_CONTROL_STATE											
Specifies the memory object control state for indirect state using the General State Base Address , with the exception of the stateless data port accesses.												
7:4	Stateless Data Port Access Memory Object Control State											
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table>	Project:	All	Format:	MEMORY_OBJECT_CONTROL_STATE							
Project:	All											
Format:	MEMORY_OBJECT_CONTROL_STATE											
Specifies the memory object control state for stateless data port accesses.												
3:1	Reserved											
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ							
Project:	All											
Format:	MBZ											
0	General State Base Address Modify Enable											
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable							
Project:	All											
Format:	Enable											
The other fields in this dword are updated only when this bit is set.												
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Ignore the updated address</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Modify the address</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Ignore the updated address	All	1h	Enable	Modify the address	All
Value	Name	Description	Project									
0h	Disable	Ignore the updated address	All									
1h	Enable	Modify the address	All									
2	31:12	Surface State Base Address										
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table>	Project:	All	Format:	GraphicsAddress[31:12]						
Project:	All											
Format:	GraphicsAddress[31:12]											
Specifies the 4K-byte aligned base address for binding table and surface state accesses. See Table 4-3 for details on where this base address is used.												
11:8	Surface State Memory Object Control State											
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table>	Project:	All	Format:	MEMORY_OBJECT_CONTROL_STATE							
Project:	All											
Format:	MEMORY_OBJECT_CONTROL_STATE											
Specifies the memory object control state for indirect state using the Surface State Base Address .												



STATE_BASE_ADDRESS

7:1	Reserved			
	Project:	All		
	Format:	MBZ		
0	Surface State Base Address Modify Enable			
	Project:	All		
	Format:	Enable		
	The other fields in this dword are updated only when this bit is set.			
	Value	Name	Description	Project
	0h	Disable	Ignore the updated address	All
	1h	Enable	Modify the address	All
	Programming Notes			
	Set this bit to 1 in a batch buffer will cause the resource streamer to stop, for performance reasons the SW should only place commands with this bit set in the ring buffer.			
	Prior to programming the Surface State Base Address, the RS must be disabled. Within a batch buffer where the RS is enabled, RS may be disabled thru a MI_RS_CONTROL command with Resource Streamer Control cleared prior to the STATE_BASE_ADDRESS with Surface State Base Address Modify Enable set and then re-enabled with another MI_RS_CONTROL with Resource Streamer Control set.			
3	31:12	Dynamic State Base Address		
		Project:	All	
		Format:	GraphicsAddress[31:12]	
		Specifies the 4K-byte aligned base address for sampler and viewport state accesses. See Table 4-3 for details on where this base address is used.		
	11:8	Dynamic State Memory Object Control State		
		Project:	All	
		Format:	MEMORY_OBJECT_CONTROL_STATE	
		Specifies the memory object control state for indirect state using the Dynamic State Base Address . Push constants defined in 3DSTATE_CONSTANT_(VS GS PS) commands do not use this control state, although they can use the corresponding base address. The memory object control state for push constants is defined within the command.		
	7:1	Reserved		
		Project:	All	
		Format:	MBZ	
	0	Dynamic State Base Address Modify Enable		



STATE_BASE_ADDRESS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Ignore the updated address</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Modify the address</td><td>All</td></tr></tbody></table>	Project:	All	Format:	Enable	Value	Name	Description	Project	0h	Disable	Ignore the updated address	All	1h	Enable	Modify the address	All
Project:	All																	
Format:	Enable																	
Value	Name	Description	Project															
0h	Disable	Ignore the updated address	All															
1h	Enable	Modify the address	All															
4	31:12	<p>Indirect Object Base Address</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned base address for indirect object load in MEDIA_OBJECT command. See Table 4-3 for details on where this base address is used.</p>	Project:	All	Format:	GraphicsAddress[31:12]												
Project:	All																	
Format:	GraphicsAddress[31:12]																	
11:8	<p>Indirect Object Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for indirect objects using the Indirect Object Base Address.</p>	Project:	All	Format:	MEMORY_OBJECT_CONTROL_STATE													
Project:	All																	
Format:	MEMORY_OBJECT_CONTROL_STATE																	
7:1	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ													
Project:	All																	
Format:	MBZ																	
0	<p>Indirect Object Base Address Modify Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>The other fields in this dword are updated only when this bit is set.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Ignore the updated address</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Modify the address</td><td>All</td></tr></tbody></table>	Project:	All	Format:	Enable	Value	Name	Description	Project	0h	Disable	Ignore the updated address	All	1h	Enable	Modify the address	All	
Project:	All																	
Format:	Enable																	
Value	Name	Description	Project															
0h	Disable	Ignore the updated address	All															
1h	Enable	Modify the address	All															
5	31:12	<p>Instruction Base Address</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned base address for all EU instruction accesses.</p>	Project:	All	Format:	GraphicsAddress[31:12]												
Project:	All																	
Format:	GraphicsAddress[31:12]																	
11:8	<p>Instruction Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for EU instructions using the Instruction Base Address.</p>	Project:	All	Format:	MEMORY_OBJECT_CONTROL_STATE													
Project:	All																	
Format:	MEMORY_OBJECT_CONTROL_STATE																	



STATE_BASE_ADDRESS

7:1	Reserved			
	Project:	All		
	Format:	MBZ		
0	Instruction Base Address Modify Enable			
	Project:	All		
	Format:	Enable		
	The other fields in this dword are updated only when this bit is set.			
	Value	Name	Description	Project
	0h	Disable	Ignore the updated address	All
	1h	Enable	Modify the address	All
6	31:12	General State Access Upper Bound		
	Project:	All		
	Format:	GraphicsAddress[31:12]		
	Specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address for general state accesses. This includes all accesses that are offset from General State Base Address (see Table 4-3). Read accesses from this address and beyond will return UNDEFINED values. Data port writes to this address and beyond will be "dropped on the floor" (all data channels will be disabled so no writes occur). Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the General State Base Address.			
	11:1	Reserved		
	Project:	All		
	Format:	MBZ		
	0	General State Access Upper Bound Modify Enable		
	Project:	All		
	Format:	Enable		
	The bound in this dword is updated only when this bit is set.			
	Value	Name	Description	Project
	0h	Disable	Ignore the updated bound	All
	1h	Enable	Modify the bound	All
7	31:12	Dynamic State Access Upper Bound		
	Project:	All		
	Format:	GraphicsAddress[31:12]		
	Specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address for dynamic state accesses. This includes all accesses that are offset from Dynamic State Base Address (see Table 4-3). Read accesses from this address and beyond will return UNDEFINED values. Data port writes to this address and beyond will be "dropped on the floor" (all data channels will be			



STATE_BASE_ADDRESS

		disabled so no writes occur). Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the Dynamic State Base Address .												
	11:1	Reserved Project: All Format: MBZ												
	0	Dynamic State Access Upper Bound Modify Enable Project: All Format: Enable The bound in this dword is updated only when this bit is set. <table><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Ignore the updated bound</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Modify the bound</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Ignore the updated bound	All	1h	Enable	Modify the bound	All
Value	Name	Description	Project											
0h	Disable	Ignore the updated bound	All											
1h	Enable	Modify the bound	All											
8	31:12	Indirect Object Access Upper Bound Project: All Format: GraphicsAddress[31:12] This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an indirect object load in a MEDIA_OBJECT command. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the Indirect Object Base Address . Hardware ignores this field if indirect data is not present. Setting this field to FFFFh will cause this range check to be ignored.												
	11:1	Reserved Project: All Format: MBZ												
	0	Indirect Object Access Upper Bound Modify Enable Project: All Format: Enable The bound in this dword is updated only when this bit is set. <table><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Ignore the updated bound</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Modify the bound</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Ignore the updated bound	All	1h	Enable	Modify the bound	All
Value	Name	Description	Project											
0h	Disable	Ignore the updated bound	All											
1h	Enable	Modify the bound	All											
9	31:12	Instruction Access Upper Bound Project: All Format: GraphicsAddress[31:12] This field specifies the 4K-byte aligned (inclusive) maximum Graphics Memory page address access by an EU instruction. Instruction data accessed beyond this 4K aligned page will return												



STATE_BASE_ADDRESS

	UNDEFINED values. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than or equal to the Instruction Base Address .		
Programming Notes			
Software must ensure that all addresses falling within the purview of Inbound are pinned and will not page fault.			
11:1	Reserved		
	Project: All		
	Format: MBZ		
0	Instruction Access Upper Bound Modify Enable		
	Project: All		
	Format: Enable		
	The bound in this dword is updated only when this bit is set.		
Value	Name	Description	Project
0h	Disable	Ignore the updated bound	All
1h	Enable	Modify the bound	All



STATE_SIP

STATE_SIP											
DWord	Bit	Description									
0	31:29	Command Type									
		Default Value:	3h GFXPIPE								
	28:27	Command SubType									
		Default Value:	0h GFXPIPE_COMMON								
	26:24	3D Command Opcode									
		Default Value:	1h GFXPIPE_NONPIPELINED								
	23:16	3D Command Sub Opcode									
		Default Value:	02h STATE_SIP								
	15:8	Reserved									
		Project:	All								
1 Project: DevHSW	7:0	DWord Length									
		Project:	All								
		Format:	=n Total Length - 2								
		<table><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td><td>HSW</td></tr></tbody></table>			Value	Name	Description	Project	0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
Value	Name	Description	Project								
0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)	HSW								
31:4	System Instruction Pointer										
		Project:	HSW								
		Format:	InstructionBaseOffset[31:4]Kernel								
	Specifies the instruction address of the system routine associated with the current context as a 128-bit granular offset from the Instruction Base Address. SIP is shared by all threads in execution. The address specifies the double quadword aligned instruction location.										
3:0	Reserved										
		Project:	All								
		Format:	MBZ								





SWTESS_BASE_ADDRESS

SWTESS_BASE_ADDRESS				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h GFXPIPE	
	28:27	Command SubType		
		Default Value:	0h GFXPIPE_COMMON	
	26:24	3D Command Opcode		
		Default Value:	1h GFXPIPE_NONPIPELINED	
	23:16	3D Command Sub Opcode		
		Default Value:	03h SWTESS_BASE_ADDRESS	
	15:8	Reserved		
		Project:	All	
1	31:12	Format:		
		DWord Length		
		Project:	All	
		Format:	=n Total Length - 2	
		Value	Name	Description
		0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
		SW Tessellation Base Address		
		Project:	All	
		Format:	GraphicsAddress[31:12]	
		Specifies the 4K-byte aligned base address for TE unit SW tessellation data read accesses.		



SWTESS_BASE_ADDRESS

	11:8	SW Tessellation Memory Object Control State
		Project: All
		Format: MEMORY_OBJECT_CONTROL_STATE
Specifies the memory object control state used by the TE unit to read SW tessellation data from memory.		
	7:0	Reserved
		Project: All
		Format: MBZ



GPGPU_CSR_BASE_ADDRESS

GPGPU_CSR_BASE_ADDRESS										
DWord	Bit	Description								
0	31:29	Command Type								
		Default Value:	3h GFXPIPE							
		Format:	Opcode							
	28:27	Command SubType								
		Default Value:	0h GFXPIPE_COMMON							
		Format:	Opcode							
	26:24	3D Command Opcode								
		Default Value:	1h GFXPIPE_NONPIPELINED							
		Format:	Opcode							
	23:16	3D Command Sub Opcode								
		Default Value:	04h GPGPU_CSR_BASE_ADDRESS							
		Format:	Opcode							
	15:8	Reserved								
		Format:	MBZ							
1 Project: DevHSW	7:0	DWord Length								
		Format:	=n Total Length -2							
		<table><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td><td>Excludes DWord(0,1)</td><td>HSW</td></tr></tbody></table>		Value	Name	Description	Project	0h	[Default]	Excludes DWord(0,1)
Value	Name	Description	Project							
0h	[Default]	Excludes DWord(0,1)	HSW							
31:12	GPGPU CSR Base Address									
	Project:	HSW								
	Format:	GraphicsAddress[31:12]								
	Specifies the 256K-byte aligned base address for GPGPU context									
11:0			Reserved							
		Project:	HSW							
		Format:	MBZ							



MFX_WAIT

MFX_WAIT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	03h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Command Subtype	
		Default Value:	01h MFX_SINGLE_DW
		Format:	OpCode
	26:16	Sub-Opcode	
		Default Value:	0h MFX_WAIT
		Format:	OpCode
15:10	Reserved		
		Project:	All
9	Reserved		
	MFX Sync Control Flag		
		If set, VCS will stall the parser until all prior MFX objects are completed down the MFX pipeline	
7:6	Reserved		
		Project:	All
5:0	DWord Length		
		Default Value:	0h Excludes DWord (0,1)
		Project:	All



MFX_WAIT

		Format:	=n
Total Length - 2			

3DSTATE_VF_STATISTICS

3DSTATE_VF_STATISTICS								
DWord	Bit	Description						
0	31:29	<p>Command Type</p> <table border="1"> <tr> <td>Default Value:</td> <td>3h GFXPIPE</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Default Value:	3h GFXPIPE	Format:	Opcode		
Default Value:	3h GFXPIPE							
Format:	Opcode							
	28:27	<p>Command SubType</p> <table border="1"> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table>	Format:	Opcode				
Format:	Opcode							
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>1h</td> <td>Pipelined, Single DWord [Default]</td> <td>HSW</td> </tr> </tbody> </table>	Value	Name	Project	1h	Pipelined, Single DWord [Default]	HSW
Value	Name	Project						
1h	Pipelined, Single DWord [Default]	HSW						
	26:24	<p>3D Command Opcode</p> <table border="1"> <tr> <td>Default Value:</td> <td>0h 3DSTATE_PIPELINED</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table> <p>GFXPIPE[28:27 = 1h, 26:24 = 0h, 23:16 = 0Bh] (Pipelined, Single DWord)</p>	Default Value:	0h 3DSTATE_PIPELINED	Format:	Opcode		
Default Value:	0h 3DSTATE_PIPELINED							
Format:	Opcode							
	23:16	<p>3D Command Sub Opcode</p> <table border="1"> <tr> <td>Default Value:</td> <td>0Bh 3DSTATE_VF_STATISTICS</td> </tr> <tr> <td>Format:</td> <td>Opcode</td> </tr> </table> <p>GFXPIPE[28:27 = 1h, 26:24 = 0h, 23:16 = 0Bh] (Pipelined, Single DWord)</p>	Default Value:	0Bh 3DSTATE_VF_STATISTICS	Format:	Opcode		
Default Value:	0Bh 3DSTATE_VF_STATISTICS							
Format:	Opcode							
	15:1	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ				
Format:	MBZ							
	0	<p>Statistics Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If ENABLED, VF will increment the pipeline statistics counters IA_VERTICES_COUNT and IA_PRIMITIVES_COUNT for each vertex fetched and each object output, respectively, for 3DPRIMITIVE commands issued subsequently.</p> <p>If DISABLED, these counters will not be incremented for subsequent 3DPRIMITIVE commands.</p>	Format:	Enable				
Format:	Enable							



Pipeline_Select

Pipeline_Select	
Project:	HSW
Source:	BSpec
Length Bias:	1
Description	Project
The PIPELINE_SELECT command is used to specify which GPE pipeline is to be considered the 'current' active pipeline. Issuing 3D-pipeline-specific commands when the Media pipeline is selected, or vice versa, is UNDEFINED.	
Issuing 3D-pipeline-specific commands when the GPGPU pipeline is selected, or vice versa, is UNDEFINED.	HSW
Programming common non pipeline commands (e.g., STATE_BASE_ADDRESS) is allowed in all pipeline modes.	
Programming Notes	Project
Software must ensure all the write caches are flushed through a stalling PIPE_CONTROL command followed by another PIPE_CONTROL command to invalidate read only caches prior to programming MI_PIPELINE_SELECT command to change the Pipeline Select Mode. Example: ... Workload-3Dmode PIPE_CONTROL (CS Stall, Depth Cache Flush Enable, Render Target Cache Flush Enable, DC Flush Enable) PIPE_CONTROL (Constant Cache Invalidate, Texture Cache Invalidate, Instruction Cache Invalidate, State Cache invalidate) PIPELINE_SELECT (GPGPU)	HSW
Hardware Binding Tables are only supported for 3D workloads. Resource streamer must be enabled only for 3D workloads. Resource streamer must be disabled for Media and GPGPU workloads. Batch buffer containing both 3D and GPGPU workloads must take care of disabling and enabling Resource Streamer appropriately while changing the PIPELINE_SELECT mode from 3D to GPGPU and vice versa. Resource streamer must be disabled using MI_RS_CONTROL command and Hardware Binding Tables must be disabled by programming 3DSTATE_BINDING_TABLE_POOL_ALLOC with "Binding Table Pool Enable" set to disable (i.e. value '0'). Example below shows disabling and enabling of resource streamer in a batch buffer for 3D and GPGPU workloads. MI_BATCH_BUFFER_START (Resource Streamer Enabled) PIPELINE_SELECT (3D) 3DSTATE_BINDING_TABLE_POOL_ALLOC (Binding Table Pool Enabled) 3D WORKLOAD MI_RS_CONTROL (Disable Resource Streamer) 3DSTATE_BINDING_TABLE_POOL_ALLOC (Binding Table Pool Disabled) PIPELINE_SELECT (GPGPU) GPGPU Workload	HSW



PIPELINE_SELECT

3DSTATE_BINDING_TABLE_POOL_ALLOC (Binding Table Pool Enabled)
 MI_RS_CONTROL (Enable Resource Streamer)
 3D WORKLOAD
 MI_BATCH_BUFFER_END

Note:

Project

Note: Software must send a pipe_control with a CS stall and a post sync operation and then a dummy DRAW after every MI_SET_CONTEXT and after any PIPELINE_SELECT that is enabling 3D mode. A dummy draw is a 3DPRIMITIVE command with Indirect Parameter Enable set to 0, UAV Coherency Required set to 0, Predicate Enable set to 0, End Offset Enable set to 0, and Vertex Count Per Instance set to 0. All other parameters are a don't care.

DevHSW:GT3:A0

DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	Command SubType		
		Default Value:	1h GFXPIPE_SINGLE_DW	
		Format:	OpCode	
	26:24	3D Command Opcode		
		Format:	OpCode	
23:16	3D Command Sub Opcode			
		Default Value:	04h GFXPIPE	
15:2		Format:	OpCode	
	Reserved			
		Project:	HSW	
1:0	Pipeline Selection			
Value	Name	Description	Project	
0	3D	3D pipeline is selected		
1	Media	Media pipeline is selected (Includes HD optical disc playback, HD video playback, and generic media workloads)		
2	GPGPU	GPGPU pipeline is selected	HSW	



MFX_PIPE_MODE_SELECT

MFX_PIPE_MODE_SELECT							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode					
	28:27	Pipeline Default Value: 2h MFX_COMMON Format: OpCode					
	26:24	Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode					
	23:21	SubOpA Default Value: 0h Format: OpCode					
	20:16	SubOpB Default Value: 0h MFX_PIPE_MODE_SELECT Format: OpCode					
	15:12	Reserved Format: MBZ					
	11:0	DWord Length Format: =n Total Length - 2 <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>3h</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td></tr></tbody></table>	Value	Name	Description	3h	DWORD_COUNT_n [Default]
Value	Name	Description					
3h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)					
1	31	Reserved					



MFX_PIPE_MODE_SELECT

	30	Reserved	Project:	HSW								
	29	Reserved										
	28:27	Reserved										
	26	Reserved	Project:	HSW								
			Format:	MBZ								
	25	Reserved	Format:	MBZ								
	24	Reserved	Project:	HSW+								
			Format:	MBZ								
	23:19	Reserved	Format:	MBZ								
	18	Extended stream out enable	Format:	U1								
		This bit can be set only when VDEnc_Mode is set. When this bit is set and MB stream out is enabled, per MB 1CL of data is streamed out. The actual contents of the stream out are listed in Media VDBOX > Encoder VDEnc mode StreamOut Data Structure Definition. When this bit is not set, per MB ¼ CL data is streamed out. The actual contents of the stream out are listed in Media VDBOX > Encoder StreamOut Mode Data Structure Definition.										
	17	Decoder Short Format Mode For IT mode, this bit must be 0.										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Long Format Driver Interface</td> <td>[HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)] AVC/VC1/MVC/SVC Long Format Mode is in use.</td> </tr> <tr> <td>0</td> <td>Short Format Driver Interface [Default]</td> <td>AVC/VC1/MVC/SVC/VP8 Short Format Mode is in use Note: There is no Short Format for SVC and VP8 yet, so this field must be set to 1 for SVC and VP8.</td> </tr> </tbody> </table>	Value	Name	Description	1	Long Format Driver Interface	[HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)] AVC/VC1/MVC/SVC Long Format Mode is in use.	0	Short Format Driver Interface [Default]	AVC/VC1/MVC/SVC/VP8 Short Format Mode is in use Note: There is no Short Format for SVC and VP8 yet, so this field must be set to 1 for SVC and VP8.	
Value	Name	Description										
1	Long Format Driver Interface	[HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)] AVC/VC1/MVC/SVC Long Format Mode is in use.										
0	Short Format Driver Interface [Default]	AVC/VC1/MVC/SVC/VP8 Short Format Mode is in use Note: There is no Short Format for SVC and VP8 yet, so this field must be set to 1 for SVC and VP8.										
	16:15	Decoder Mode select Each coding standard supports two entry points: VLD entry point and IT (IDCT) entry point. This field selects which one is in use. This field is only valid if Codec Select is 0 (decoder).										
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>VLD Mode</td> <td>All codec minimum must support this mode Configure the MFD Engine for VLD Mode Note: All codec minimum must support this mode</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Project	0h	VLD Mode	All codec minimum must support this mode Configure the MFD Engine for VLD Mode Note: All codec minimum must support this mode			
Value	Name	Description	Project									
0h	VLD Mode	All codec minimum must support this mode Configure the MFD Engine for VLD Mode Note: All codec minimum must support this mode										



MFX_PIPE_MODE_SELECT

		1h	IT Mode	Configure the MFD Engine for IT Mode Note: Only VC1 and MPEG2 support this mode									
		2h	Deblocker Mode	Configure the MFD Engine for Standalone Deblocker Mode. Require streamout AVC edge control information from preceding decoding pass. Note: [HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)] Only AVC, MPEG2 and SVC are supported.	HSW+								
		3h	Interlayer Mode	Configure the MFX Engine for standalone SVC interlayer upsampling for motion info, residual and reconstructed pixel. Require information being streamout from the preceding encoding and decoding pass of a reference layer.>	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)								
14:13	Reserved												
	Project:		HSW										
	Format:		MBZ										
12	Deblocker Stream-Out Enable												
	Project:		HSW+										
	This field indicates if Deblocker information is going to be streamout during VLD decoding. For AVC, it is needed to enable the deblocker streamout as the AVC Disable_DLKFilterIdc is a slice level parameters. Driver needs to determine ahead of time if at least one slice of the current frame/ has deblocker ON.												
	For SVC, there are two deblocking control streamout buffers (specified in MFX_BUF_ADDR State Command). This field is still associated with the slice level SVC Disable.DLK_Filter_Idc.												
	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>Disable streamout of deblocking control information for standalone deblocker operation. It needs other fields to determine one or two SVC deblocking surface streamout (Post Deblocking Output Enable, Pre Deblocking Output Enable, interlayer idc and regular deblock idc).</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td></td> </tr> </tbody> </table>				Value	Name	Description	0h	Disable	Disable streamout of deblocking control information for standalone deblocker operation. It needs other fields to determine one or two SVC deblocking surface streamout (Post Deblocking Output Enable, Pre Deblocking Output Enable, interlayer idc and regular deblock idc).	1h	Enable	
Value	Name	Description											
0h	Disable	Disable streamout of deblocking control information for standalone deblocker operation. It needs other fields to determine one or two SVC deblocking surface streamout (Post Deblocking Output Enable, Pre Deblocking Output Enable, interlayer idc and regular deblock idc).											
1h	Enable												
11	Pic Error/Status Report Enable.												
	Project:		HSW										
	This field control whether the error/status reporting is enable or not.0: Disable1: EnableIn decoder modes: Error reporting is written out once per frame. The Error Report frame ID listed in DW3 along with the VLD/IT error status bits are packed into one cache and written to the "Decoded Picture Error/Status Buffer address" listed in the MFX_PIPE_BUF_ADDR_STATE Command. Note: driver shall program different error buffer addresses between pictures; otherwise, hardware might overwrite previous written data if driver does not read it fast enough.In encoder modes: Not used												



MFX_PIPE_MODE_SELECT

		Value	Name
	0h	Disable	
	1h	Enable	
10	Stream-Out Enable This field controls whether the macroblock parameter stream-out is enabled during VLD decoding for transcoding purpose.		
		Value	Name
	0h	Disable	
	1h	Enable	
Programming Notes			
	In decoder modes: The Stream-Out feature is added to support transcoding. While decoding the input compressed stream, selected decoded information may be used by the encoder for re-compression. In encoder modes: This feature used to perform dynamic Multipass of PAK for conformance purpose. Also it provides feedback to host (ENC) for future needs. Software can use this bit to disable writing PAK steam data to the streamout buffer for last pass of frame in PAK. Thus, save memory bandwidth.		
9	Post Deblocking Output Enable (PostDeblockOutEnable) This field controls the output write for the reconstructed pixels AFTER the deblocking filter. In MPEG2 decoding mode, if this is enabled, VC1 deblocking filter is used.		
		Value	Name
	0h	Disable	
	1h	Enable	
8	Pre Deblocking Output Enable (PreDeblockOutEnable) This field controls the output write for the reconstructed pixels BEFORE the deblocking filter.		
		Value	Name
	0h	Disable	
	1h	Enable	
7:6	Reserved		
	Project:	EXCLUDE(WLV+)	
	Format:	MBZ	
5	Stitch Mode		
	Exists If:	//CodecSel=Encode and StandardSel=AVC	
		Value	Name
	0h	Not in stitch mode	
	1h	In the special stitch mode	This mode can be used for any Codec as long as bitfield conditions are met.



MFX_PIPE_MODE_SELECT

		Codec Select																																
	4	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Decode</td> <td></td> </tr> <tr> <td>1h</td> <td>Encode</td> <td>Valid only if StandardSel is AVC, MPEG2 and SVC</td> </tr> </tbody> </table>	Value	Name	Description	0h	Decode		1h	Encode	Valid only if StandardSel is AVC, MPEG2 and SVC																							
Value	Name	Description																																
0h	Decode																																	
1h	Encode	Valid only if StandardSel is AVC, MPEG2 and SVC																																
	3:0	Standard Select																																
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0000b</td> <td>MPEG2</td> <td></td> <td></td> </tr> <tr> <td>0001b</td> <td>VC1</td> <td></td> <td></td> </tr> <tr> <td>0010b</td> <td>AVC</td> <td>Covers both AVC and MVC</td> <td></td> </tr> <tr> <td>0011b</td> <td>JPEG</td> <td></td> <td></td> </tr> <tr> <td>0100b</td> <td>SVC</td> <td></td> <td>HSW+</td> </tr> <tr> <td>0110b</td> <td>Reserved</td> <td></td> <td></td> </tr> <tr> <td>0111b</td> <td>Reserved</td> <td></td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Project	0000b	MPEG2			0001b	VC1			0010b	AVC	Covers both AVC and MVC		0011b	JPEG			0100b	SVC		HSW+	0110b	Reserved			0111b	Reserved		
Value	Name	Description	Project																															
0000b	MPEG2																																	
0001b	VC1																																	
0010b	AVC	Covers both AVC and MVC																																
0011b	JPEG																																	
0100b	SVC		HSW+																															
0110b	Reserved																																	
0111b	Reserved																																	
2	31	Reserved																																
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																														
Format:	MBZ																																	
	30	Reserved																																
		<table border="1"> <tr> <td>Project:</td> <td>HSW:GT3:A, HSW:GT3:B, HSW:GT2:B</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW:GT3:A, HSW:GT3:B, HSW:GT2:B	Format:	MBZ																												
Project:	HSW:GT3:A, HSW:GT3:B, HSW:GT2:B																																	
Format:	MBZ																																	
	30	Reserved																																
		<table border="1"> <tr> <td>Project:</td> <td>HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)</td> </tr> </table>	Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)																														
Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)																																	
	29	Reserved																																
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																														
Format:	MBZ																																	
	28	VMB SVC MV Replication for 8x8 Enable (Error Handling)																																
		<table border="1"> <tr> <td>Project:</td> <td>HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)</td> </tr> <tr> <td colspan="2">This bit enables Motion Vector replication on 8x8 level during SVC mode for error handling.</td></tr> </table>	Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)	This bit enables Motion Vector replication on 8x8 level during SVC mode for error handling.																													
Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)																																	
This bit enables Motion Vector replication on 8x8 level during SVC mode for error handling.																																		
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable [Default]</td> <td>Disable MV 8x8 replication in SVC mode</td> </tr> <tr> <td>1</td> <td>Enable</td> <td>Enable MV 8x8 Replication in SVC Mode</td> </tr> </tbody> </table>	Value	Name	Description	0	Disable [Default]	Disable MV 8x8 replication in SVC mode	1	Enable	Enable MV 8x8 Replication in SVC Mode																							
Value	Name	Description																																
0	Disable [Default]	Disable MV 8x8 replication in SVC mode																																
1	Enable	Enable MV 8x8 Replication in SVC Mode																																
	27	VMB SVC TLB Dummy Fetch Disable for Performance																																
		<table border="1"> <tr> <td>Project:</td> <td>HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)</td> </tr> <tr> <td colspan="2">This bit disables TLB dummy fetch in SVC mode in VMB.</td></tr> </table>	Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)	This bit disables TLB dummy fetch in SVC mode in VMB.																													
Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)																																	
This bit disables TLB dummy fetch in SVC mode in VMB.																																		
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Enable [Default]</td> <td>Enable VMB TLB Dummy Fetch for Performance</td> </tr> <tr> <td>1</td> <td>Disable</td> <td>Disable VMB TLB Dummy Fetch</td> </tr> </tbody> </table>	Value	Name	Description	0	Enable [Default]	Enable VMB TLB Dummy Fetch for Performance	1	Disable	Disable VMB TLB Dummy Fetch																							
Value	Name	Description																																
0	Enable [Default]	Enable VMB TLB Dummy Fetch for Performance																																
1	Disable	Disable VMB TLB Dummy Fetch																																
	28:26	Reserved																																



MFX_PIPE_MODE_SELECT

	Project:	HSW:GT3:A, HSW:GT3:B, HSW:GT2:B	
	Format:	MBZ	
26	Reserved		
	Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)	
25	Reserved	Project:	HSW
	Format:	MBZ	
24	Reserved	Project:	HSW:GT3:A, HSW:GT2:B, HSW:GT3e:B
	Format:	MBZ	
24	VHR MVC Field Reference List Logic Enable	Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT2:B, HSW:GT3e:B)
		Value	Name
		0	Disable [Default]
		1	Enable
			Description
			Disable MVC Field Logic
			VHR MVC Field Enable
23	Reserved	Project:	HSW+
22:21	Reserved		
20:19	Reserved	Project:	HSW+
		Format:	MBZ
18	Reserved	Format:	MBZ
17	Reserved	Project:	HSW+
16	Reserved		
15	Reserved		
14	VLF 720i (Odd Height) in VC1 Mode	Project:	HSW+
		This bit indicates VLF write out VC1 picture with odd height (in MBs).	
		Value	Name
		0	Disable [Default]
		1	Enable
			Description
			720i Enable
13	Reserved		



MFX_PIPE_MODE_SELECT

	Format:	MBZ									
12	Reserved	Project: HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)									
12	Reserved	Project: HSW:GT3:A, HSW:GT3:B, HSW:GT2:B Format: MBZ									
11	Reserved										
10	MPC pref08x8_disable Flag (Default 0)	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable</td></tr></tbody></table>	Value	Name	0	Disable	1	Enable			
Value	Name										
0	Disable										
1	Enable										
9	Reserved	Format: MBZ									
8	Reserved	Project: HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)									
8	Reserved	Project: HSW:GT3:A, HSW:GT3:B, HSW:GT2:B Format: MBZ									
7	Reserved										
6	Clock gate Enable at Slice-level BitFieldDesc:	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>Disable Slice-level Clock gating, Unit-level Clock gating will apply</td></tr><tr><td>1</td><td>Enable</td><td>Enable Slice-level Clock gating, overrides any Unit level Clock gating</td></tr></tbody></table>	Value	Name	Description	0	Disable	Disable Slice-level Clock gating, Unit-level Clock gating will apply	1	Enable	Enable Slice-level Clock gating, overrides any Unit level Clock gating
Value	Name	Description									
0	Disable	Disable Slice-level Clock gating, Unit-level Clock gating will apply									
1	Enable	Enable Slice-level Clock gating, overrides any Unit level Clock gating									
5	Reserved										
4	Reserved	Project: HSW:GT3:A, HSW:GT3:B, HSW:GT2:B									
4	Reserved	Project: HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B) Format: MBZ									
3	Reserved	Project: HSW:GT3:A, HSW:GT3:B, HSW:GT2:B									
3	VDS ILDB Calculation	Project: HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B) This bit forces all MB into INTRA MBs before doing ILDB control generation in VDS.									



MFX_PIPE_MODE_SELECT

		Value	Name	Description		
		0	Disable [Default]	Use original definition for ILDB calculation.		
		1	Enable	Force neighbor Intra MB = 1 on ILDB BS calculation.		
Programming Notes						
When the bit is '0', the ILDB control generation will be the same as the original spec (AVC/VC1/SVC).						
	2	Reserved				
		Project:	HSW:GT3:A, HSW:GT3:B, HSW:GT2:B			
	2:1	Reserved				
		Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)			
	1:0	Reserved				
		Project:	HSW:GT3:A, HSW:GT3:B, HSW:GT2:B			
		Format:	MBZ			
	0	Reserved				
		Project:	HSW, EXCLUDE(HSW:GT3:A, HSW:GT3:B, HSW:GT2:B)			
3	31:0	Pic Status/Error Report ID				
		Exists If:	//Decoder Mode Only			
		Format:	U32			
		In decoder modes: Error reporting is written out once per frame. This field along with the VLD error status bits are packed into one cache and written to the memory location specified by "Decoded Picture Error/Status Buffer address" listed in the MFX_PIPE_BUF_ADDR_STATE Command.				
		Value	Name	Description		
		0h	32-bit unsigned	Unique ID Number		
		1h	Reserved			
4	31:0	Media Soft-Reset Counter (per 1000 clocks)				
		Project:	HSW			
		In decoder modes, this indicates the number of clocks (per 1000) VINunit will wait for inactivity from MFX pipeline before issuing media soft reset. If this counter is set to 0, VINunit will never issue soft media reset.				
		In encoder modes: This counter must be set to 0 to disable media soft reset since encoder mode is not supported.				



MEDIA_VFE_STATE

MEDIA_VFE_STATE						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
An MI_FLUSH is required before MEDIA_VFE_STATE unless the only bits that are changed are scoreboard related: Scoreboard Enable, Scoreboard Type, Scoreboard Mask, Scoreboard * Delta. For these scoreboard related states, a MEDIA_STATE_FLUSH is sufficient.						
<ul style="list-style-type: none">• MEDIA_STATE_FLUSH (optional, only if barrier dependency is needed)• MEDIA_INTERFACE_DESCRIPTOR_LOAD (optional)						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Pipeline				
		Default Value:	2h Media			
		Format:	OpCode			
	26:24	Media Command Opcode				
		Default Value:	0h MEDIA_VFE_STATE			
		Format:	OpCode			
	23:16	SubOpcode				
		Default Value:	0h MEDIA_VFE_STATE SubOp			
		Format:	OpCode			
	15:0	DWord Length				
		Format:	=n Total Length - 2			
		Value	Name			
		06h	DWORD_COUNT_n [Default]			
1	31:10	Scratch Space Base Pointer				
		Format:	GeneralStateOffset[31:10]			
Specifies the 1k-byte aligned address offset to scratch space for use by the kernel. This pointer is						



MEDIA_VFE_STATE

		relative to the General State Base Address .														
9:8	Reserved	<p>Format: MBZ</p>														
7:4	Stack Size	<p>Project: HSW</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[0,11]</td> <td></td> <td>indicating [1KBytes, 2MBytes]</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td colspan="2">Since the stack starts at the half-way point of the scratch space, Stack Size = < Per Thread Scratch Space/2</td> <td>HSW</td> </tr> </tbody> </table>	Value	Name	Description	[0,11]		indicating [1KBytes, 2MBytes]	Programming Notes		Project	Since the stack starts at the half-way point of the scratch space, Stack Size = < Per Thread Scratch Space/2		HSW		
Value	Name	Description														
[0,11]		indicating [1KBytes, 2MBytes]														
Programming Notes		Project														
Since the stack starts at the half-way point of the scratch space, Stack Size = < Per Thread Scratch Space/2		HSW														
3:0	Per Thread Scratch Space	<p>Format: U4</p> <p>Specifies the amount of scratch space allowed to be used by each thread. The driver must allocate enough contiguous scratch space, pointed to by the Scratch Space Pointer, to ensure that the maximum threads in the device each get Per Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <p>Note: The definition of this field was different before DevHSW; the encoding changed from a simple linear to a power of 2 to allow more range.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>[0,10]</td> <td></td> <td>Indicating [2k bytes, 2 Mbytes] : 0->2k, 1->4k, 2->8k ... 10->2M]</td> <td>HSW</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="2">Note:</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td colspan="2">Note: The scratch space should be declared as 2x the desired scratch space. The stack will start at the half-way point instead of the end. The upper half of scratch space will not be accessed and so does not have to be allocated in memory.</td> <td>HSW</td> </tr> </tbody> </table>	Value	Name	Description	Project	[0,10]		Indicating [2k bytes, 2 Mbytes] : 0->2k, 1->4k, 2->8k ... 10->2M]	HSW	Note:		Project	Note: The scratch space should be declared as 2x the desired scratch space. The stack will start at the half-way point instead of the end. The upper half of scratch space will not be accessed and so does not have to be allocated in memory.		HSW
Value	Name	Description	Project													
[0,10]		Indicating [2k bytes, 2 Mbytes] : 0->2k, 1->4k, 2->8k ... 10->2M]	HSW													
Note:		Project														
Note: The scratch space should be declared as 2x the desired scratch space. The stack will start at the half-way point instead of the end. The upper half of scratch space will not be accessed and so does not have to be allocated in memory.		HSW														
2	Maximum Number of Threads	<p>Format: U16-1 representing thread count</p> <p>Range: [0, n-1] where n = (# EU) * (# threads/EU). See <i>Graphics Processing Engine</i> for listing of #EU and #threads in each device.</p> <p>Specifies the maximum number of simultaneous root threads allowed to be active. Used to avoid potential deadlock.</p> <p>If child threads are not planning on being used then this field can be set to its maximum value and there will be no thread limit beyond what is currently available in the system; the maximum value can include threads in slices that have been shut down for power reasons.</p> <table border="1"> <thead> <tr> <th colspan="2">Programming Notes</th> </tr> </thead> </table>	Programming Notes													
Programming Notes																



MEDIA_VFE_STATE

		MSB will be zero due to the range limit below.												
15:8	Number of URB Entries	<table border="1"><tr><td>Format:</td><td>U8</td></tr></table>	Format:	U8										
Format:	U8													
		Specifies the number of URB entries that are used by the unit.												
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>[0,64]</td><td></td><td>[0,64] Entries</td><td>DevHSW:GT1, DevHSW:GT2</td></tr><tr><td>[0,128]</td><td></td><td>[0,128] Entries</td><td>DevHSW:GT3, DevHSW:GT4</td></tr></tbody></table>	Value	Name	Description	Project	[0,64]		[0,64] Entries	DevHSW:GT1, DevHSW:GT2	[0,128]		[0,128] Entries	DevHSW:GT3, DevHSW:GT4
Value	Name	Description	Project											
[0,64]		[0,64] Entries	DevHSW:GT1, DevHSW:GT2											
[0,128]		[0,128] Entries	DevHSW:GT3, DevHSW:GT4											
7	Reset Gateway Timer	This field controls the reset of the timestamp counter maintained in Message Gateway. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Maintaining the existing timestamp state</td></tr><tr><td>1h</td><td>Resetting relative timer and latching the global timestamp</td></tr></tbody></table>	Value	Name	0h	Maintaining the existing timestamp state	1h	Resetting relative timer and latching the global timestamp						
Value	Name													
0h	Maintaining the existing timestamp state													
1h	Resetting relative timer and latching the global timestamp													
6	Bypass Gateway Control	This field configures Gateway to use a simple message protocol. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)</td></tr><tr><td>1h</td><td>Bypassing OpenGateway/CloseGateway protocol</td></tr></tbody></table>	Value	Name	0h	Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)	1h	Bypassing OpenGateway/CloseGateway protocol						
Value	Name													
0h	Maintaining OpenGateway/ForwardMsg/CloseGateway protocol (legacy mode)													
1h	Bypassing OpenGateway/CloseGateway protocol													
5	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW										
Project:	HSW													
4:3	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
2	GPGPU Mode	<table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This bit indicates whether the VFE is in GPGPU mode (will expect GPGPU_OBJECT and GPGPU_WALKER commands) or MEDIA mode (will expect MEDIA_OBJECT and MEDIA_WALKER commands)</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>MEDIA Mode</td></tr><tr><td>1h</td><td>GPGPU Mode</td></tr></tbody></table>	Project:	HSW	Value	Name	0h	MEDIA Mode	1h	GPGPU Mode				
Project:	HSW													
Value	Name													
0h	MEDIA Mode													
1h	GPGPU Mode													
1:0	Reserved													
3	31:8	Reserved												
	7:2	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ										
Format:	MBZ													
	1:0	Half-Slice Disable <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW										
Project:	HSW													



MEDIA_VFE_STATE

		This field disables dispatch to half-slices for Media and GPGPU applications. It is used to limit the amount of scratch space that needs to be allocated for a context. If a particular configuration doesn't have a half-slice then there is no impact to disabling it.																				
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td></td><td>All half-slices are enabled.</td></tr><tr><td>01b</td><td></td><td>Half-slices 3 and 2 are disabled.</td></tr><tr><td>10b</td><td></td><td>Reserved</td></tr><tr><td>11b</td><td></td><td>Half-slices 3, 2, and 1 are disabled; only half-slice 0 is enabled.</td></tr></tbody></table>	Value	Name	Description	00b		All half-slices are enabled.	01b		Half-slices 3 and 2 are disabled.	10b		Reserved	11b		Half-slices 3, 2, and 1 are disabled; only half-slice 0 is enabled.					
Value	Name	Description																				
00b		All half-slices are enabled.																				
01b		Half-slices 3 and 2 are disabled.																				
10b		Reserved																				
11b		Half-slices 3, 2, and 1 are disabled; only half-slice 0 is enabled.																				
4	31:16	URB Entry Allocation Size <table border="1"><tr><td>Format:</td><td>U16</td></tr><tr><th colspan="2">Description</th><th>Project</th></tr><tr><td colspan="2">Specifies the length of each URB entry used by the unit, in 256-bit register increments - 1. ROB address for URB starts after CURBE Allocated region. (URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size.</td><td></td></tr><tr><td colspan="2">If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.</td><td></td></tr><tr><td colspan="2">Interface Descriptor Entries is 64.</td><td>HSW</td></tr><tr><th colspan="3">Programming Notes</th></tr><tr><td colspan="3">When Inline data is used with MEDIA_OBJECT or MEDIA_OBJECT_WALKER, then the URB entry allocation size must match the Inline data size. If Indirect data is being used with MEDIA_OBJECT then the allocation size does not matter, but the total Allocation Size * Number of URB Entries should be sufficient for the Indirect data. If both Inline and Indirect are being used, then the allocation size must match the Inline and the total space must be enough for both the Indirect and Inline.</td></tr></table>	Format:	U16	Description		Project	Specifies the length of each URB entry used by the unit, in 256-bit register increments - 1. ROB address for URB starts after CURBE Allocated region. (URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size .			If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.			Interface Descriptor Entries is 64.		HSW	Programming Notes			When Inline data is used with MEDIA_OBJECT or MEDIA_OBJECT_WALKER, then the URB entry allocation size must match the Inline data size. If Indirect data is being used with MEDIA_OBJECT then the allocation size does not matter, but the total Allocation Size * Number of URB Entries should be sufficient for the Indirect data. If both Inline and Indirect are being used, then the allocation size must match the Inline and the total space must be enough for both the Indirect and Inline.		
Format:	U16																					
Description		Project																				
Specifies the length of each URB entry used by the unit, in 256-bit register increments - 1. ROB address for URB starts after CURBE Allocated region. (URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size .																						
If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.																						
Interface Descriptor Entries is 64.		HSW																				
Programming Notes																						
When Inline data is used with MEDIA_OBJECT or MEDIA_OBJECT_WALKER, then the URB entry allocation size must match the Inline data size. If Indirect data is being used with MEDIA_OBJECT then the allocation size does not matter, but the total Allocation Size * Number of URB Entries should be sufficient for the Indirect data. If both Inline and Indirect are being used, then the allocation size must match the Inline and the total space must be enough for both the Indirect and Inline.																						
	15:0	CURBE Allocation Size <table border="1"><tr><td>Format:</td><td>U16</td></tr><tr><th colspan="2">Description</th><th>Project</th></tr><tr><td colspan="2">Specifies the total length allocated for CURBE, in 256-bit register increments.</td><td></td></tr><tr><td colspan="2">[DevHSW]: ROB address for CURBE starts at address 64.</td><td>HSW</td></tr><tr><td colspan="2">(URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size.</td><td></td></tr><tr><td colspan="2">If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.</td><td></td></tr><tr><td colspan="2">Interface Descriptor Entries is 64.</td><td>HSW</td></tr></table>	Format:	U16	Description		Project	Specifies the total length allocated for CURBE, in 256-bit register increments.			[DevHSW]: ROB address for CURBE starts at address 64.		HSW	(URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size .			If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.			Interface Descriptor Entries is 64.		HSW
Format:	U16																					
Description		Project																				
Specifies the total length allocated for CURBE, in 256-bit register increments.																						
[DevHSW]: ROB address for CURBE starts at address 64.		HSW																				
(URB Entry Allocation Size * Number of URB Entries) + CURBE Allocation Size + Interface Descriptor Entries must be less than or equal to the number of entries in the URB as described in 3D-Media-GPGPU Engine/Shared Functions/URB/URB Size .																						
If SLM is enabled for GPGPU work then the number of available entries will be 1/2 the maximum URB entries.																						
Interface Descriptor Entries is 64.		HSW																				



MEDIA_VFE_STATE

5	31	Scoreboard Enable	This field enables and disables the hardware scoreboard in the Media Pipeline. If this field is cleared, hardware ignores the following scoreboard state fields.									
			<table border="1"><thead><tr><th>Value</th><th>Name</th><th></th></tr></thead><tbody><tr><td>0h</td><td>Scoreboard disabled</td><td></td></tr><tr><td>1h</td><td>Scoreboard enabled</td><td></td></tr></tbody></table>			Value	Name		0h	Scoreboard disabled		1h
Value	Name											
0h	Scoreboard disabled											
1h	Scoreboard enabled											
	<table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: For DevHSW always have this bit enabled. To disable the scoreboard, the Scoreboard Mask should be set to 0x00.</td><td>HSW</td></tr></tbody></table>			Note:	Project	Note: For DevHSW always have this bit enabled. To disable the scoreboard, the Scoreboard Mask should be set to 0x00.	HSW					
Note:	Project											
Note: For DevHSW always have this bit enabled. To disable the scoreboard, the Scoreboard Mask should be set to 0x00.	HSW											
Scoreboard Type	This field selects the type of scoreboard in use.											
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Stalling Scoreboard</td><td></td></tr><tr><td>1h</td><td>Non-Stalling Scoreboard</td><td>HSW</td></tr></tbody></table>			Value	Name	Project	0h	Stalling Scoreboard		1h	Non-Stalling Scoreboard	HSW
Value	Name	Project										
0h	Stalling Scoreboard											
1h	Non-Stalling Scoreboard	HSW										
Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>			Format:	MBZ							
Format:	MBZ											
Scoreboard Mask	<table border="1"><tr><td>Format:</td><td>Enable[8]</td></tr></table> <p>Each bit indicates the corresponding dependency scoreboard is enabled. The scoreboard is based on the relative (X, Y) distance from the current threads' (X, Y) position.</p> <p>Bit n (for n = 0...7): Score n is enabled.</p>			Format:	Enable[8]							
Format:	Enable[8]											
Scoreboard 3 Delta Y	<table border="1"><tr><td>Format:</td><td>S3</td></tr></table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>			Format:	S3							
Format:	S3											
Scoreboard 3 Delta X	<table border="1"><tr><td>Format:</td><td>S3</td></tr></table> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 3, in the form of 2's compliment.</p>			Format:	S3							
Format:	S3											
Scoreboard 2 Delta Y	<table border="1"><tr><td>Format:</td><td>S3</td></tr></table> <p>Relative vertical distance of the dependent instance assigned to scoreboard 2, in the form of 2's compliment.</p>			Format:	S3							
Format:	S3											
Scoreboard 2 Delta X												



MEDIA_VFE_STATE

		<p>Format: S3</p> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 2, in the form of 2's compliment.</p>
	15:12	<p>Scoreboard 1 Delta Y</p> <p>Format: S3</p> <p>Relative vertical distance of the dependent instance assigned to scoreboard 1, in the form of 2's compliment.</p>
	11:8	<p>Scoreboard 1 Delta X</p> <p>Format: S3</p> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 1, in the form of 2's compliment.</p>
	7:4	<p>Scoreboard 0 Delta Y</p> <p>Format: S3</p> <p>Relative vertical distance of the dependent instance assigned to scoreboard 0, in the form of 2's compliment.</p>
	3:0	<p>Scoreboard 0 Delta X</p> <p>Format: S3</p> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 0, in the form of 2's compliment.</p>
7	31:28	<p>Scoreboard 7 Delta Y</p> <p>Format: S3</p> <p>Relative vertical distance of the dependent instance assigned to scoreboard 7, in the form of 2's compliment.</p>
	27:24	<p>Scoreboard 7 Delta X</p> <p>Format: S3</p> <p>Relative horizontal distance of the dependent instance assigned to scoreboard 7, in the form of 2's compliment.</p>
	23:20	<p>Scoreboard 6 Delta Y</p> <p>Format: S3</p> <p>Relative vertical distance of the dependent instance assigned to scoreboard 6, in the form of 2's compliment.</p>
	19:16	<p>Scoreboard 6 Delta X</p>



MEDIA_VFE_STATE

		Format:	S3
		Relative horizontal distance of the dependent instance assigned to scoreboard 6, in the form of 2's compliment.	
15:12	Scoreboard 5 Delta Y	Format:	S3
		Relative vertical distance of the dependent instance assigned to scoreboard 5, in the form of 2's compliment.	
11:8	Scoreboard 5 Delta X	Format:	S3
		Relative horizontal distance of the dependent instance assigned to scoreboard 5, in the form of 2's compliment.	
7:4	Scoreboard 4 Delta Y	Format:	S3
		Relative vertical distance of the dependent instance assigned to scoreboard 4, in the form of 2's compliment.	
3:0	Scoreboard 4 Delta X	Format:	S3
		Relative horizontal distance of the dependent instance assigned to scoreboard 4, in the form of 2's compliment.	



MEDIA_CURBE_LOAD

MEDIA_CURBE_LOAD				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	Pipeline		
		Default Value:	2h Media	
		Format:	OpCode	
	26:24	Media Command Opcode		
		Default Value:	0h MEDIA_CURBE_LOAD	
		Format:	OpCode	
	23:16	SubOpcode		
		Default Value:	1h MEDIA_CURBE_LOAD SubOp	
		Format:	OpCode	
15:0	DWord Length			
		Project:	All	
		Format:	=n Total Length - 2	
		Value	Name	Description
		2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
1	31:0	Reserved		
		Project:	All	
		Format:	MBZ	
2	31:17	Reserved		
		Project:	All	
		Format:	MBZ	
	16:0	CURBE Total Data Length		
		Project:	All	
		Format:	U17 In Bytes	



MEDIA_CURBE_LOAD

		Description	Project				
		This field provides the length in bytes of the CURBE data. This field must have the same alignment as the Curbe Object Data Start Address. As the CURBE data are sent directly to ROB, range is limited to CURBE Allocation Size.					
		This field must be DWord (32-byte) aligned.	HSW				
3	31:0	CURBE Data Start Address <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>DynamicStateOffset[31:0] CURBE</td></tr></table>	Project:	All	Format:	DynamicStateOffset[31:0] CURBE	
Project:	All						
Format:	DynamicStateOffset[31:0] CURBE						
			Project				
Specifies the 32-byte (DWord) aligned address of the CURBE data. This pointer is relative to the Dynamics Base Address .			HSW				
Value		Name					
[0,xFFFFFFFFh]							
			Project				
Driver must invalidate the vertex fetch cache thru the VF(address based) Cache Invalidation Enable thru a PIPE_CONTROL command prior to reusing the same graphics memory space. VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.			HSW				



MFX_SURFACE_STATE

MFX_SURFACE_STATE	
Project:	HSW
Source:	VideoCS
Length Bias:	2
This command is common for all encoding/decoding modes, to specify the uncompressed YUV picture (i.e. destination surface) or intermediate streamout in/out surface (e.g. coefficient/residual) (field, frame or interleaved frame) format for reading and writing:	
<ul style="list-style-type: none">• Uncompressed, original input picture to be encoded• Reconstructed non-filtered/filtered display pictures (becoming reference pictures as well for subsequent temporal inter-prediction)• Residual in SVC• Reconstructed Intra pixel in SVC• CoeffPred in SVC	
Since there is only one media surface state being active during the entire encoding/decoding process, all the uncompressed/reconstructed pictures are defined to have the same surface state. For each media object call (decoding or encoding), multiple SVC surfaces can be active concurrently, to distinguish among them, a surfaceID is added to specify for each type of surface. The primary difference among picture surface states is their individual programmed base addresses, which are provided by other state commands and not included in this command. MFX engine is making the association of surface states and corresponding buffer base addresses. MFX engine currently supports only one media surface type for video and that is the NV12 (Planar YUV420 with interleaved U (Cb) and V (Cr). For optimizing memory efficiency based on access patterns, only TileY is supported. For JPEG decoder, only IMC1 and IMC3 are supported. Pitch can be wider than the Picture Width in pixels and garbage will be there at the end of each line. The following describes all the different formats that are supported and not supported in Gen7 MFX :	
<ul style="list-style-type: none">• NV12 - 4:2:0 only; UV interleaved; Full Pitch, U and V offset is set to 0 (the only format supported for video codec); vertical UV offset is MB aligned; UV xoffsets = 0. JPEG does not support NV12 format because non-interleave JPEG has performance issue with partial write (in interleaved UV format)• IMC 1 & 3 - Full Pitch, U and V are separate plane; (JPEG only; U plane + garbage first in full pitch followed by V plane + garbage in full pitch). U and V vertical offsets are block aligned; U and V xoffset = 0; there is no gap between Y, U and V planes. IMC1 and IMC3 are different by a swap of U and V. This is the only format supported in JPEG for all video subsampling types (4:4:4, 4:2:2 and 4:2:0)• We are not supporting IMC 2 & 4 - Full Pitch, U and V are separate plane (JPEG only; U plane first in full pitch followed by V plane in full pitch - U and V plane are side-by-side). U and V vertical offsets are 16-pixel aligned; V xoffset is half-pitch aligned; U xoffset is 0; there is no gap between Y, U and V planes. IMC2 and IMC4 are different by a swap of U and V.• We are not supporting YV12 - half pitch for each U and V plane, and separate planes for Y, U and V (U plane first in half pitch followed by V plane in half pitch). For YV12, U and V vertical offsets are block aligned; U and V xoffset = 0; there is no gap between Y, U and V planes	



MFX_SURFACE_STATE

Note that the following data structures are not specified through the media surface state

- 1D buffers for row-store and other miscellaneous information.
- 2D buffers for per-MB data-structures (e.g. DMV biffer, MB info record, ILDB Control and Tcoeff/Stocoeff).

This surface state here is identical to the Surface State for deinterlace and sample_8x8 messages described in the Shared Function Volume and Sampler Chapter.

For non pixel data, such as row stores, indirect data (Compressed Slice Data, AVC MV record, Coeff record and AVC ILDB record) and streamin/out and output compressed bitstream, a linear buffer is employed. For row stores, the H/W is designed to guarantee legal memory accesses (read and write). For the remaining cases, indirect object base address, indirect object address upper bound, object data start address (offset) and object data length are used to fully specified their corresponding buffer. This mechanism is chosen over the pixel surface type because of their variable record sizes.

All row store surfaces are linear surface. Their addresses are programmed in Pipe_Buf_Base_State or Bsp_Buf_Base_Addr_State

Programming Notes

VC1 I picture scaling: Even though VC1 allows I reconstructed picture scaling (via RESPIC), as such scaling is only allowed at I picture. All subsequent P (and B) pictures must have the same picture dimensions with the preceding I picture. Therefore, all reference pictures for P or B picture can share the same surface state with the current P and B picture. Note : H/W is not processing RESPIC. Application is no longer expecting intel decoder pipeline and kernel to perform this function, it is going to be done in the video post-processing scaler or display controller scale as a separate step and controller.

All video codec surfaces must be NV12 Compliant, except JPEG. U/V vertical must be MB aligned for all video codec (further constrained for field picture), but JPEG can be block aligned. All video codec and JPEG uses Tiled - Y format only, for uncompressed pixel surfaces.

Even for JPEG planar 420 surface, application may provide only 1 buffers, but there is still only one single surface state for all of them. If IMC equal to 1, 2, 3 or 4, U and V have the pitch same as Y. And U and V will have different offset, each offset is block aligned.

DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_COMMON Format: OpCode
	26:24	Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode
	23:21	SubOpA Default Value: 0h



MFX_SURFACE_STATE

		Format:	OpCode	
20:16	SubOpB	Default Value:	1h	
		Format:	OpCode	
15:12	Reserved	Format:	MBZ	
11:0	DWord Length	Format:	=n Total Length - 2	
		Value	Name	Description
		4h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
1	31:4	Reserved	Format:	MBZ
	3:0	Surface Id	Project: DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B Format: U4	
		Value	Name	Description
		0000b	Decoded Picture and Reference Pictures, SVC upsampling Streamout Reconstructed Pixels/Coeff_pred (Upper Layer Size)	8-bit uncompressed data
		0001b	SVC Residual Upsampling Stream Out Surface (Upper layer Size)	16-bit uncompressed data
		0010b	SVC Reconstructed pixel and CoeffPred Upsampling Stream In Surface (Lower Layer Size)	8-bit uncompressed data.
		0011b	SVC Residual Upsampling Stream In Surface (lower layer size)	16-bit uncompressed data
		0100b	Source Input Picture (encoder)	8-bit uncompressed data
		0101b	Reconstructed Scaled Reference Picture	8-bit data
	3:0	Reserved	Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MBZ	
2	31:18	Height	Format: U14-1 Height	This field specifies the height of the Picture in units of pixels/residuals. For PLANAR surface formats, this field indicates the height of the Y (luma) plane. Note : Gen7 Video Codecs must program less than and equal to 4K.(In future, it will be ideal to have this field define in a WORD



MFX_SURFACE_STATE

		<p>boundary.)AVC - multiple of 2 MB rows for field pictureVC1 - mulitple of 4 pixels for field pictureMPEG2 - multiple of 2 MB rows for field picJPEG - mulitple of integral MCU (8 or 16 pixels) per picture</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,16383]</td><td style="padding: 2px;"></td><td style="padding: 2px;">representing heights [1,16384]</td></tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Programming Notes</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;"> <ul style="list-style-type: none"> • For AVC : For frame picture is a multiple of 16; for field picture is a multiple of 32 • For VC1 : For progressive frames, the frame height and frame width is a multiple of 2 pixels. For interlaced frames, the frame height shall be a multiple of 4 pixels, and its width is a multiple of 2 pixels, based on a PLANAR_420 surface. • For SVC : The pixel or residual heights for streamin and streamout. </td></tr> </tbody> </table>	Value	Name	Description	[0,16383]		representing heights [1,16384]	Programming Notes	<ul style="list-style-type: none"> • For AVC : For frame picture is a multiple of 16; for field picture is a multiple of 32 • For VC1 : For progressive frames, the frame height and frame width is a multiple of 2 pixels. For interlaced frames, the frame height shall be a multiple of 4 pixels, and its width is a multiple of 2 pixels, based on a PLANAR_420 surface. • For SVC : The pixel or residual heights for streamin and streamout. 		
Value	Name	Description										
[0,16383]		representing heights [1,16384]										
Programming Notes												
<ul style="list-style-type: none"> • For AVC : For frame picture is a multiple of 16; for field picture is a multiple of 32 • For VC1 : For progressive frames, the frame height and frame width is a multiple of 2 pixels. For interlaced frames, the frame height shall be a multiple of 4 pixels, and its width is a multiple of 2 pixels, based on a PLANAR_420 surface. • For SVC : The pixel or residual heights for streamin and streamout. 												
17:4	Width	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U14-1 Width</td></tr> </table> <p>This field specifies the width of the Picture in units of pixels/residuals. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,16383]</td><td style="padding: 2px;"></td><td style="padding: 2px;">representing widths [1,16384]</td></tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Programming Notes</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;"> <ul style="list-style-type: none"> • The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). • Width (field value + 1) must be a multiple of 2 for PLANAR_420, • For SVC : the pixel or residual width for streamin and streamout. • MFX HW does not use this field, the picture width is read from IMG State instead, because this field may not equal to the actual picture width. This field is used by the KMD to allocate surface in GTT. </td></tr> </tbody> </table>	Format:	U14-1 Width	Value	Name	Description	[0,16383]		representing widths [1,16384]	Programming Notes	<ul style="list-style-type: none"> • The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). • Width (field value + 1) must be a multiple of 2 for PLANAR_420, • For SVC : the pixel or residual width for streamin and streamout. • MFX HW does not use this field, the picture width is read from IMG State instead, because this field may not equal to the actual picture width. This field is used by the KMD to allocate surface in GTT.
Format:	U14-1 Width											
Value	Name	Description										
[0,16383]		representing widths [1,16384]										
Programming Notes												
<ul style="list-style-type: none"> • The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). • Width (field value + 1) must be a multiple of 2 for PLANAR_420, • For SVC : the pixel or residual width for streamin and streamout. • MFX HW does not use this field, the picture width is read from IMG State instead, because this field may not equal to the actual picture width. This field is used by the KMD to allocate surface in GTT. 												
3:2	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ											
1:0	Cr(V)/Cb(U) Pixel Offset V Direction	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">All</td></tr> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U0.2 exactly as shown in the original spec</td></tr> </table> <p>Specifies the distance to the U/V values with respect to the even numbered Y channels in the V direction</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Programming Notes</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">This field is ignored for all formats except PLANAR_420_8</td></tr> </tbody> </table>	Project:	All	Format:	U0.2 exactly as shown in the original spec	Programming Notes	This field is ignored for all formats except PLANAR_420_8				
Project:	All											
Format:	U0.2 exactly as shown in the original spec											
Programming Notes												
This field is ignored for all formats except PLANAR_420_8												
3	31:28	Surface Format										



MFX_SURFACE_STATE

		Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1. Usage: For 420 planar YUV surface, use 4; for monochrome surfaces, use 12. For monochrome surfaces, hardware ignores control fields for Chroma planes. This field must be set to 4 - PLANAR_420_8, or 12 - Y8_UNORM Not used for MFX, and is ignored. But for JPEG decoding, this field should be programmed to the same format as JPEG_PIC_STATE. For video codec, it should set to 4 always.																																												
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>YCRCB_NORMAL</td><td></td></tr><tr><td>1</td><td>YCRCB_SWAPUVY</td><td></td></tr><tr><td>2</td><td>YCRCB_SWAPUV</td><td></td></tr><tr><td>3</td><td>YCRCB_SWAPY</td><td></td></tr><tr><td>4</td><td>PLANAR_420_8</td><td>(NV12, IMC1,2,3,4, YV12)</td></tr><tr><td>5</td><td>PLANAR_411_8</td><td>Deinterlace Only</td></tr><tr><td>6</td><td>PLANAR_422_8</td><td>Deinterlace Only</td></tr><tr><td>7</td><td>STMM_DN_STATISTICS</td><td>Deinterlace Only</td></tr><tr><td>8</td><td>R10G10B10A2_UNORM</td><td>Sample_8x8 Only</td></tr><tr><td>9</td><td>R8G8B8A8_UNORM</td><td>Sample_8x8 Only</td></tr><tr><td>10</td><td>R8B8_UNORM (Cr/Cb)</td><td>Sample_8x8 Only</td></tr><tr><td>11</td><td>R8_UNORM (Cr/Cb)</td><td>Sample_8x8 Only</td></tr><tr><td>12</td><td>Y8_UNORM</td><td>Sample_8x8 Only</td></tr><tr><td>13,15</td><td>Reserved</td><td></td></tr></tbody></table>	Value	Name	Description	0	YCRCB_NORMAL		1	YCRCB_SWAPUVY		2	YCRCB_SWAPUV		3	YCRCB_SWAPY		4	PLANAR_420_8	(NV12, IMC1,2,3,4, YV12)	5	PLANAR_411_8	Deinterlace Only	6	PLANAR_422_8	Deinterlace Only	7	STMM_DN_STATISTICS	Deinterlace Only	8	R10G10B10A2_UNORM	Sample_8x8 Only	9	R8G8B8A8_UNORM	Sample_8x8 Only	10	R8B8_UNORM (Cr/Cb)	Sample_8x8 Only	11	R8_UNORM (Cr/Cb)	Sample_8x8 Only	12	Y8_UNORM	Sample_8x8 Only	13,15	Reserved	
Value	Name	Description																																												
0	YCRCB_NORMAL																																													
1	YCRCB_SWAPUVY																																													
2	YCRCB_SWAPUV																																													
3	YCRCB_SWAPY																																													
4	PLANAR_420_8	(NV12, IMC1,2,3,4, YV12)																																												
5	PLANAR_411_8	Deinterlace Only																																												
6	PLANAR_422_8	Deinterlace Only																																												
7	STMM_DN_STATISTICS	Deinterlace Only																																												
8	R10G10B10A2_UNORM	Sample_8x8 Only																																												
9	R8G8B8A8_UNORM	Sample_8x8 Only																																												
10	R8B8_UNORM (Cr/Cb)	Sample_8x8 Only																																												
11	R8_UNORM (Cr/Cb)	Sample_8x8 Only																																												
12	Y8_UNORM	Sample_8x8 Only																																												
13,15	Reserved																																													
27	Interleave Chroma <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats. For AVC/VC1/MPEG VLD and IT modes : set to Enable to support interleave U/V only. For JPEG : set to Disable for all formats (including 4:2:0) - because JPEG does not support NV12. (This field is needed only if JPEG will support NV12; otherwise is ignored.)</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1</td><td>Enable</td></tr><tr><td>0</td><td>Disable</td></tr></tbody></table>	Format:	Enable	Value	Name	1	Enable	0	Disable																																					
Format:	Enable																																													
Value	Name																																													
1	Enable																																													
0	Disable																																													
26	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ																																											
Format:	MBZ																																													
25:22	Surface Object Control State (MEMORY_OBJECT_CONTROL_STATE) <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>Memory object control state provides a lighter control over the memory interface caches compared to PTE settings. However MOCS (Memory Object Control State) is the only way to manage L3\$ caching for a given surface.</p>	Project:	HSW																																											
Project:	HSW																																													



MFX_SURFACE_STATE

	For the latest definition of these 4 bits, please refer to Memory Object Control State (MOCS) section, under <i>Vol1c Memory Interface and Command Stream</i> .											
21:20	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ							
Project:	HSW											
Format:	MBZ											
19:3	Surface Pitch <table border="1"><tr><td>Format:</td><td>U17-1 pitch in Bytes</td></tr></table> <p>This field specifies the surface pitch in (#Bytes).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,2047]</td><td></td><td>to [1B, 2048B]</td></tr></tbody></table> <p>Programming Notes</p> <p>For tiled surfaces, the pitch must be a multiple of the tile width (i.e.128 bytes aligned). If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces. For Y-tiled surfaces: Range = [127, 524287] to [128B,256KB] = [1 tile, 2048 tiles]</p> <p>For Each SVC SurfaceID:</p> <ul style="list-style-type: none">00b: 8-bit uncompressed pixel or coeff_pred data - pitch >= upper layer pic width aligned to 128-byte tile.01b: 16-bit uncompressed residual data - pitch >= 2*upper layer pic width aligned to 128-byte tile.10b: 8-bit uncompressed pixel or coeff_pred data - pitch >= lower layer pic width aligned to 128-byte tile.11b: 16-bit uncompressed residual data - pitch >= 2*lower layer pic width aligned to 128-byte tile.	Format:	U17-1 pitch in Bytes	Value	Name	Description	[0,2047]		to [1B, 2048B]			
Format:	U17-1 pitch in Bytes											
Value	Name	Description										
[0,2047]		to [1B, 2048B]										
2	Half Pitch for Chroma <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>(This field must be set to Disable) This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats. This field is ignored by MFX (unless we support YV12)</p>	Format:	Enable									
Format:	Enable											
1	Tiled Surface <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>(This field must be set to TRUE: Tiled) This field specifies whether the surface is tiled. This field is ignored by MFX</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>False</td><td>Linear</td></tr><tr><td>1</td><td>True</td><td>Tiled</td></tr></tbody></table>	Format:	Boolean	Value	Name	Description	0	False	Linear	1	True	Tiled
Format:	Boolean											
Value	Name	Description										
0	False	Linear										
1	True	Tiled										



MFX_SURFACE_STATE

Programming Notes											
Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.											
0	Tile Walk Format: 3D_Tilewalk <p>(This field must be set to 1: TILEWALK_YMAJOR) This field specifies the type of memory tiling (XMajor or YMajor) employed to tile this surface. See Memory Interface Functions for details on memory tiling and restrictions. This field is ignored when the surface is linear. This field is ignored by MFX. Internally H/W is always treated this set to 1 for all video codec and for JPEG.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>XMAJOR</td><td>TILEWALK_XMAJOR</td></tr><tr><td>1h</td><td>YMAJOR</td><td>TILEWALK_YMAJOR</td></tr></tbody></table>	Value	Name	Description	0h	XMAJOR	TILEWALK_XMAJOR	1h	YMAJOR	TILEWALK_YMAJOR	
Value	Name	Description									
0h	XMAJOR	TILEWALK_XMAJOR									
1h	YMAJOR	TILEWALK_YMAJOR									
Programming Notes											
The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit											
4	31	Reserved Format: MBZ									
30:16	X Offset for U(Cb) Project: All Format: U15 Pixel Offset	This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field is only used for PLANAR surface formats. This field must be set to zero. X Offset for U(Cb) in pixel (This field must be zero for NV12 and IMC 1 and 3) Programming Notes For PLANAR_420 and PLANAR_422 surface formats, this field must be zero.									
	15	Reserved Project: All Format: MBZ									
14:0	Y Offset for U(Cb) Project: All Format: U15 Pixel Row Offset	This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field is only used for PLANAR surface formats.									



MFX_SURFACE_STATE

Programming Notes		
For PLANAR_420 and PLANAR_422 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs. For JPEG, this field must be a multiple of 16 pixels.		
5	31:29	Reserved Format: MBZ
	28:16	X Offset for V(Cr) Format: U13 Offset in Pixels This field must be zero for NV12 and IMC 1 and 3 This field specifies the horizontal offset in pixels from the Surface Base Address to the start (origin) of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled.
Programming Notes		
		For PLANAR_420 and PLANAR_422 surface formats, this field must indicate an even number of pixels.
	15:0	Y Offset for V(Cr) Format: U16 Row Offset in Pixels This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled. This field is ignored by all video codec, only used by JPEG. Programming Notes For PLANAR_420 surface formats, this field must be multiple of 16 pixels - i.e. multiple MBs. For JPEG, this field must be a multiple of 16 pixels.



MEDIA_INTERFACE_DESCRIPTOR_LOAD

MEDIA_INTERFACE_DESCRIPTOR_LOAD								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Pipeline						
		Default Value:	2h Media					
		Format:	OpCode					
	26:24	Media Command Opcode						
		Default Value:	0h MEDIA_INTERFACE_DESCRIPTOR_LOAD					
		Format:	OpCode					
	23:16	SubOpcode						
		Default Value:	2h MEDIA_INTERFACE_DESCRIPTOR_LOAD SubOp					
		Format:	OpCode					
15:0	DWord Length							
		Format:	=n Total Length - 2					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>2h</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td></tr></tbody></table>	Value	Name	Description	2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
Value	Name	Description						
2h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)						
1	31:0	Reserved						
		Format:	MBZ					
2	31:17	Reserved						
		Format:	MBZ					
	16:0	Interface Descriptor Total Length						
		Format:	U17 In bytes					
		This field provides the length in bytes of the Interface Descriptor data. This field must have the same alignment as the Interface Descriptor Data Start Address. It must be DQWord (32-byte) aligned. As the Interface Descriptor data are sent directly to ROB, range is limited to CURBE Allocation Size.						



MEDIA_INTERFACE_DESCRIPTOR_LOAD

		Value	Name	Project
		[32,2048]	[1,64] interface descriptor entries	DevHSW+
		Restriction		
		Restriction : Interface Descriptors are limited to [1,32] when Context Switch is enabled.		
3	31:0	Interface Descriptor Data Start Address		
		Format:	DynamicStateOffset[31:0]INTERFACE_DESCRIPTOR_DATA	
		Description		
		This bit specifies the <u>32-byte</u> aligned address of the Interface Descriptor data. This pointer is relative to the Dynamics Base Address.		
		Value	Name	
		[0,FFFFFFFh]		
		Programming Notes		
		Driver must invalidate the vertex fetch cache thru the VF(address based) Cache Invalidation Enable thru a PIPE_CONTROL command prior to reusing the same graphics memory space. VF cache invalidation must be done when any graphics memory space is reused within the same 64-byte cacheline.		



MFX_PIPE_BUF_ADDR_STATE

MFX_PIPE_BUF_ADDR_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
	26:24	Common Opcode	
		Default Value:	0h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
1	23:21	SubOpcode A	
		Default Value:	0h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	2h MFX_PIPE_BUF_ADDR_STATE
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Format:	=n
		Total Length	



MFX_PIPE_BUF_ADDR_STATE

		Fixed Length										
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>16h</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td></tr></tbody></table>	Value	Name	Description	16h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)				
Value	Name	Description										
16h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)										
1	31:6	Pre Deblocking - Destination Address Format: GraphicsAddress[31:6] Specifies the 4K byte aligned frame buffer address for outputting the non-filtered reconstructed YUV picture (i.e. output of final adder in each codec standard, and prior to the deblocking filter unit). This field is ignored if PreDeblockOutEnable is set to 0 (disable).										
	5:4	Pre Deblocking - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	Pre Deblocking - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.										
2	31:6	Post Deblocking - Destination Address Format: GraphicsAddress[31:6] Specifies the 4K byte aligned frame buffer address for outputting the post-loop filtered reconstructed YUV picture (i.e. output of the deblocking filter unit) This field is ignored if PostDeblockOutEnable is set to 0 (disable).										
	5:4	Post Deblocking - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	Post Deblocking - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE										



MFX_PIPE_BUF_ADDR_STATE

		Specifies the memory object control state for this surface.										
3	31:6	<p>Original Uncompressed Picture - Source Address (CurSrcAddr)</p> <table border="1"> <tr> <td>Exists If:</td><td>//Encoding</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 byte aligned frame buffer address for fetching YUV pixel data from the original uncompressed input picture for encoding.</p>	Exists If:	//Encoding	Format:	GraphicsAddress[31:6]						
Exists If:	//Encoding											
Format:	GraphicsAddress[31:6]											
	5:4	<p>Original Uncompressed Picture - Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Original Uncompressed Picture - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	HSW											
Format:	MEMORY_OBJECT_CONTROL_STATE											
4	31:6	<p>StreamOut Data Destination - Base Address (StreamOutAddr)</p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 byte aligned address for outputting the per-MB indirect data to memory when StreamOutEnable is set in the MFX_PIPE_MODE_SELECT command.</p> <p>For decoder : this field is used for transcoding purpose.</p> <p>For encoder : this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]											
	5:4	<p>StreamOut Data Destination - Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>StreamOut Data Destination - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table>	Project:	HSW								
Project:	HSW											



MFX_PIPE_BUF_ADDR_STATE

		<table border="1"><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.							
Format:	MEMORY_OBJECT_CONTROL_STATE											
Specifies the memory object control state for this surface.												
5	31:6	Intra Row Store Scratch Buffer - Base Address (IntraOSRowStoreAddr) <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>This field provides the base address of the scratch buffer (read/write) used by the AVC IntraPrediction unit to store MB information of the previous row for processing of each macroblock in the current row. The Intra Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Intra Row Store. This field is ignored in MPEG2 and VC1 mode. Max 256 cachelines for 4K pixels (1 cacheline for either MBAFF or non-MBAFF)</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]											
	5:4	Intra/Overlap Smoothing Row Store Scratch Buffer - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	Intra/Overlap Smoothing Row Store Scratch Buffer - Memory Object Control State <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	HSW											
Format:	MEMORY_OBJECT_CONTROL_STATE											
6	31:6	Deblocking Filter Row Store Scratch Buffer - Base Address (DeblockRowStoreAddr) <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>Deblocking Filter Row Store is needed for AVC and VC1 In-Loop Deblocking Filter VC1 Overlap-smoothing Filter AVC, VC1 and MPEG2 Out-of-Loop Deblocking Filter (intel extension) This field provides the base address of the scratch buffer (read and write) used by the deblocking filter unit to store MB information of the previous row for filtering of each macroblock in the current row. The Deblocking Filter Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Deblocking Filter Row Store. Max 6 cachelines for VC1 and MPEG2, and max 4 for AVC (for MBAFF, 2 for non-MBAFF).</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]											
	5:4	Deblocking Filter Row Store Scratch Buffer - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead></table>	Value	Name								
Value	Name											



MFX_PIPE_BUF_ADDR_STATE

		<table border="1"> <tr><td>0h</td><td>Highest priority</td></tr> <tr><td>1h</td><td>Second highest priority</td></tr> <tr><td>2h</td><td>Third highest priority</td></tr> <tr><td>3h</td><td>Lowest priority</td></tr> </table>	0h	Highest priority	1h	Second highest priority	2h	Third highest priority	3h	Lowest priority		
0h	Highest priority											
1h	Second highest priority											
2h	Third highest priority											
3h	Lowest priority											
	3:0	<p>Deblocking Filter Row Store Scratch Buffer - Memory Object Control State</p> <table border="1"> <tr><td>Project:</td><td>HSW</td></tr> <tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	HSW											
Format:	MEMORY_OBJECT_CONTROL_STATE											
7..22	31:6	<p>Reference Picture (RefAddr[0-15]) - Addresses</p> <table border="1"> <tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 byte aligned reference frame buffer addresses for the motion compensation operation in AVC/VC1/MPEG2. AVC can specify up to 16 YUV frame-based surfaces for both forward and backward references, i.e. L0+L1 total = 16 max. Any entry can be assigned to L0 or L1 or both lists. But VC1 and MPEG2, worst case, can use up to 2 YUV frame-based surfaces for both forward and backward references: P-MB : RefAddr[0] - temporal closest previous field of a reference frame (can be the current frame) RefAddr[1] - next temporal closest previous field of a reference frame (must be different from the current frame) It is a variant (without the LongTermRefPic specification) of the RefFrameList[16] defined in AVC DXVA Spec. RefAddr[0-15] is indexed by frame_storeID >>1. It is not a packed list, i.e. invalid entries can scatter among the list. All invalid addresses must be set to a valid address RefAddr[0] by the driver. The same applies to VC1 and MPEG2.</p> <table border="1"> <tr><th colspan="2">Programming Notes</th></tr> <tr><td colspan="2">AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.</td></tr> </table>	Format:	GraphicsAddress[31:6]	Programming Notes		AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.					
Format:	GraphicsAddress[31:6]											
Programming Notes												
AVC: Always specifies all 16 addresses even some of them are not needed as indicated by the max num of active reference pictures. This is done for preventing data corruption (error, fault condition, etc.) by having all the references being set to a legal location.												
	5:4	<p>Reference Picture (RefAddr[0-15]) - Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr><th>Value</th><th>Name</th></tr> </thead> <tbody> <tr><td>00b</td><td>Highest priority</td></tr> <tr><td>01b</td><td>Second highest priority</td></tr> <tr><td>10b</td><td>Third highest priority</td></tr> <tr><td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Reference Picture (RefAddr[0-15]) - Memory Object Control State</p> <table border="1"> <tr><td>Project:</td><td>HSW</td></tr> <tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	HSW											
Format:	MEMORY_OBJECT_CONTROL_STATE											
23	31:6	Macroblock Status Buffer Base Address (MacroblockStatAddr)										



MFX_PIPE_BUF_ADDR_STATE

		<table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr><tr><td colspan="2">Specifies the 64 byte aligned address for reading the per-MB indirect data from memory when MacroblockStatEnable is set in the MFX_AVC_IMG_STATE Command. For decoder : this field is ignored by hardware. For encoder: this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.</td></tr></table>	Format:	GraphicsAddress[31:6]	Specifies the 64 byte aligned address for reading the per-MB indirect data from memory when MacroblockStatEnable is set in the MFX_AVC_IMG_STATE Command. For decoder : this field is ignored by hardware. For encoder: this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.									
Format:	GraphicsAddress[31:6]													
Specifies the 64 byte aligned address for reading the per-MB indirect data from memory when MacroblockStatEnable is set in the MFX_AVC_IMG_STATE Command. For decoder : this field is ignored by hardware. For encoder: this field is used for dynamic repeat of frame in PAK for Rate Control. Also used for feeding coding information back to the Host, Video Preprocessing Unit and ENC Unit. All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.														
	5:4	<p>Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority		
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE								
Project:	HSW													
Format:	MEMORY_OBJECT_CONTROL_STATE													
24	31:6	<p>Macroblock ILDB StreamOut Buffer Base Address</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>Specifies the 64 byte aligned buffer address for writing MB ILDB parameter per MB to memory when Debocker streamout enable is set in the MFX_PIPE_MODE_SELECT Command. The ildb MB control parameters are written by HW at the end of each decoding MB. Only AVC edge information is being streamed out. It is used in AVC decode mode only.</p>	Project:	HSW	Format:	GraphicsAddress[31:6]								
Project:	HSW													
Format:	GraphicsAddress[31:6]													
	5:4	<p>Arbitration Priority Control</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second Highest priority</td></tr><tr><td>10b</td><td>Third Highest priority</td></tr><tr><td>11b</td><td>Lowest Highest priority</td></tr></tbody></table>	Project:	HSW	Value	Name	00b	Highest priority	01b	Second Highest priority	10b	Third Highest priority	11b	Lowest Highest priority
Project:	HSW													
Value	Name													
00b	Highest priority													
01b	Second Highest priority													
10b	Third Highest priority													
11b	Lowest Highest priority													
	3:0	<p>Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE								
Project:	HSW													
Format:	MEMORY_OBJECT_CONTROL_STATE													



MFX_PIPE_BUF_ADDR_STATE

		Specifies the memory object control state for this surface.
--	--	---



MFX_IND_OBJ_BASE_ADDR_STATE

MFX_IND_OBJ_BASE_ADDR_STATE	
Project:	HSW
Source:	VideoCS
Length Bias:	2
<p>This state command provides the memory base addresses for all row stores, StreamOut buffer and reconstructed picture output buffers required by the MFD or MFC Engine (that are in addition to the row stores of the Bit Stream Decoding/Encoding Unit (BSD/BSE) and the reference picture buffers). This is a picture level state command and is common among all codec standards and for both encoder and decoder operating modes. However, some fields may only applicable to a specific codec standard. All Pixel Surfaces (original, reference frame and reconstructed frame) in the Encoder are programmed with the same surface state (NV12 and TileY format), except each has its own frame buffer base address. In the tile format, there is no need to provide buffer offset for each slice; since from each MB address, the hardware can calculate the corresponding memory location within the frame buffer directly.</p>	
<p>The MFX_IND_OBJ_BASE_ADDR command sets the memory base address pointers for the corresponding Indirect Object Data Start Addresses (Offsets) specified in each OBJECT commands. The characteristic of these indirect object data is their variable size (per MB or per Slice). Hence, each OBJECT command must specify the indirect object data offset from the base address to start fetching or writing object data.</p>	
<p>While the use of base address is unconditional, the indirection can be effectively disabled by setting the base address to zero. For decoder, there are only 1 read-only per-slice indirect object in the BSD_OBJECT Command, and 2 read-only per-MB indirect objects in the IT_OBJECT CommandFor decoder: the Video Command Streamer (VCS) will perform the memory access bound check automatically using the corresponding MFC Indirect Object Access Upper Bound specification. If any access is at or beyond the upper bound, zero value is returned. The request to memory is still being sent, but the corresponding codec's BSD unit will detect this condition and perform the zeroing return. If the Upper Bound is turned off, the beyond bound request will return whatever on the bus (invalid data).For encoder, there are 1 read-only per-MB indirect object in the PAK_OBJECT Command, and 1 write-only per-slice indirect object in the PAK Slice_State CommandFor encoder: whenever an out of bound address accessing request is generated, VMX will detect such requests and snap the address to the corresponding [indirect object base address + indirect data start address]. VMX will return all 0s as the data to the requester. NotationDefinitionPhysicalAddress[n:m] Corresponding bits of a physical graphics memory byte address (not mapped by a GTT)GraphicsAddress[n:m] Corresponding bits of an absolute, virtual graphics memory byte address (mapped by a GTT).</p>	

DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
	28:27	Format:	OpCode
		Pipeline	
		Default Value:	2h MFX_IND_OBJ_BASE_ADDR_STATE
		Format:	OpCode



MFX_IND_OBJ_BASE_ADDR_STATE

	26:24	Common Opcode														
		<table border="1"> <tr> <td>Default Value:</td><td>0h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr> <tr> <td>Format:</td><td>OpCode</td></tr> </table>	Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode										
Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE															
Format:	OpCode															
	23:21	Sub OpcodeA														
		<table border="1"> <tr> <td>Default Value:</td><td>0h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr> <tr> <td>Format:</td><td>OpCode</td></tr> </table>	Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode										
Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE															
Format:	OpCode															
	20:16	SubOpcodeB														
		<table border="1"> <tr> <td>Default Value:</td><td>3h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr> <tr> <td>Format:</td><td>OpCode</td></tr> </table>	Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode										
Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE															
Format:	OpCode															
	15:12	Reserved														
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	11:0	DWord Length														
		<table border="1"> <tr> <td>Default Value:</td><td>0009h Excludes DWord (0,1)</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table>	Default Value:	0009h Excludes DWord (0,1)	Project:	All	Format:	=n Total Length - 2								
Default Value:	0009h Excludes DWord (0,1)															
Project:	All															
Format:	=n Total Length - 2															
1	31:12	MFX Indirect Bitstream Object - Base Address (Decoder and Stitch Modes)														
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:12]</td></tr> </table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_XXX_BSD_OBJECT command for fetching (reading) the compressed Slice Data. This field is only valid in MPEG2, AVC and VC1 decoder VLD mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]										
Project:	All															
Format:	GraphicsAddress[31:12]															
	11:6	Reserved														
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	5:4	MFX Indirect BSD Object - Arbitration Priority Control														
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U2 Enumerated Type</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	All															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	MFX Indirect Bitstream Object - Memory Object Control State														



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.									
Project:	HSW															
Format:	MEMORY_OBJECT_CONTROL_STATE															
Specifies the memory object control state for this surface.																
2	31:12	MFX Indirect Bitstream Object - Access Upper Bound (Decoder and Stitch Modes) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_XXX_BSD_OBJECT command for the compressed Slice Data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect Bitstream ObjectBase Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFD_XXX_BSD_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder VLD mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]										
Project:	All															
Format:	GraphicsAddress[31:12]															
	11:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
3	31:12	MFX Indirect MV Object - Base Address <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the encoder MFC_AVC_PAK_OBJECT command or the decoder MFD_IT_OBJECT command for fetching the per-MB MV data. This field is only valid in AVC encoder mode or in AVC decoder IT mode</p>	Project:	All	Format:	GraphicsAddress[31:12]										
Project:	All															
Format:	GraphicsAddress[31:12]															
	11:6	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	5:4	MFX Indirect MV Object - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	All															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	MFX Indirect MV Object - Memory Object Control State														



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.								
Project:	HSW														
Format:	MEMORY_OBJECT_CONTROL_STATE														
Specifies the memory object control state for this surface.															
4	31:12	MFX Indirect MV Object Access Upper Bound <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFC_AVC_PAK_OBJECT / MFD_IT_OBJECT command for the per-MB MV data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect MV Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFC_AVC_PAK_OBJECT / MFD_IT_OBJECT command is set to 0. This field is only valid in AVC encoder mode or in AVC decoder IT mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]									
Project:	All														
Format:	GraphicsAddress[31:12]														
Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All														
Format:	MBZ														
5	31:12	MFD Indirect IT-COEFF Object - Base Address (Decoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB non-scaled coefficient data (all inverse scaling and quantization are done in hardware). This field is only valid in MPEG2, AVC and VC1 decoder IT mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]									
Project:	All														
Format:	GraphicsAddress[31:12]														
Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All														
Format:	MBZ														
5:4	MFD Indirect IT-COEFF Object - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	All														
Format:	U2 Enumerated Type														
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														



MFX_IND_OBJ_BASE_ADDR_STATE

	3:0	MFX Indirect IT-Coeff Object - Memory Object Control State <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE										
Project:	HSW															
Format:	MEMORY_OBJECT_CONTROL_STATE															
6	31:12	MFD Indirect IT-Coeff Object - Access Upper Bound (Decoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB non-scaled coefficient data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-Coeff Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect COEFF Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder IT mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]										
Project:	All															
Format:	GraphicsAddress[31:12]															
	11:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
7	31:12	MFD Indirect IT-DBLK Object - Base Address (Decoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB Deblocking filter control data. This field is only valid in AVC decoder IT mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]										
Project:	All															
Format:	GraphicsAddress[31:12]															
	11:6	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	5:4	MFD Indirect IT-DBLK Object - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	All															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	MFX Indirect IT-DBLK Object - Memory Object Control State														



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.								
Project:	HSW														
Format:	MEMORY_OBJECT_CONTROL_STATE														
Specifies the memory object control state for this surface.															
8	31:12	MFD Indirect IT-DBLK Object Access Upper Bound (Decoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB Deblocking filter control data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-DBLK Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Deblocking Control Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in AVC decoder IT mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]	Format:	GraphicsAddress[31:12]							
Project:	All														
Format:	GraphicsAddress[31:12]														
Format:	GraphicsAddress[31:12]														
Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All														
Format:	MBZ														
9	31:12	MFC Indirect PAK-BSE Object - Base Address (Encoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned memory base address for the write-only indirect data object pointed in the PAK_SLICE_STATE command for writing out the compressed bitstream. This field is only valid in AVC encoder mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]									
Project:	All														
Format:	GraphicsAddress[31:12]														
Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All														
Format:	MBZ														
5:4	MFC Indirect PAK-BSE Object - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	All														
Format:	U2 Enumerated Type														
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														



MFX_IND_OBJ_BASE_ADDR_STATE

	3:0	MFX Indirect PAK-BSE Object - Memory Object Control State <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE
Project:	HSW					
Format:	MEMORY_OBJECT_CONTROL_STATE					
10	31:12	MFC Indirect PAK-BSE Object - Access Upper Bound (Encoder Only) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the PAK_SLICE_STATE command for the per-slice output bitstream. Indirect data accessed at this address and beyond will be blocked by the hardware and ignored. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFC Indirect PAK-BSE Object Base Address state. This field is only valid in AVC encoder mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]
Project:	All					
Format:	GraphicsAddress[31:12]					
	11:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					



MFX_IND_OBJ_BASE_ADDR_STATE

MFX_IND_OBJ_BASE_ADDR_STATE		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
	<p>This state command provides the memory base addresses for all row stores, StreamOut buffer and reconstructed picture output buffers required by the MFD or MFC Engine (that are in addition to the row stores of the Bit Stream Decoding/Encoding Unit (BSD/BSE) and the reference picture buffers). This is a picture level state command and is common among all codec standards and for both encoder and decoder operating modes. However, some fields may only applicable to a specific codec standard. All Pixel Surfaces (original, reference frame and reconstructed frame) in the Encoder are programmed with the same surface state (NV12 and TileY format), except each has its own frame buffer base address. In the tile format, there is no need to provide buffer offset for each slice; since from each MB address, the hardware can calculate the corresponding memory location within the frame buffer directly.</p>	
	<p>The MFX_IND_OBJ_BASE_ADDR command sets the memory base address pointers for the corresponding Indirect Object Data Start Addresses (Offsets) specified in each OBJECT commands. The characteristic of these indirect object data is their variable size (per MB or per Slice). Hence, each OBJECT command must specify the indirect object data offset from the base address to start fetching or writing object data.</p>	
	<p>While the use of base address is unconditional, the indirection can be effectively disabled by setting the base address to zero.</p>	
	<p>For decoder, there are:</p> <ul style="list-style-type: none">• 1 read-only per-slice indirect object in the BSD_OBJECT Command, and• 2 read-only per-MB indirect objects in the IT_OBJECT Command.	
	<p>For decoder: the Video Command Streamer (VCS) will perform the memory access bound check automatically using the corresponding MFC Indirect Object Access Upper Bound specification. If any access is at or beyond the upper bound, zero value is returned. The request to memory is still being sent, but the corresponding codec's BSD unit will detect this condition and perform the zeroing return. If the Upper Bound is turned off, the beyond bound request will return whatever on the bus (invalid data).</p>	
	<p>For encoder, there are:</p> <ul style="list-style-type: none">• 1 read-only per-MB indirect object in the PAK_OBJECT Command, and• 1 write-only per-slice indirect object in the PAK Slice_State Command	
	<p>For encoder: whenever an out of bound address accessing request is generated, VMX will detect such requests and snap the address to the corresponding [indirect object base address + indirect data start address]. VMX will return all 0s as the data to the requestor. NotationDefinitionPhysicalAddress[n:m] Corresponding bits of a physical graphics memory byte address (not mapped by a GTT) GraphicsAddress[n:m] Corresponding bits of an absolute, virtual graphics memory byte address (mapped by a GTT).</p>	

DWord	Bit	Description
0	31:29	Command Type



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td>Default Value:</td><td>3h PARALLEL_VIDEO_PIPE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h PARALLEL_VIDEO_PIPE	Format:	OpCode
Default Value:	3h PARALLEL_VIDEO_PIPE					
Format:	OpCode					
28:27	Pipeline	<table border="1"><tr><td>Default Value:</td><td>2h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	2h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode
Default Value:	2h MFX_IND_OBJ_BASE_ADDR_STATE					
Format:	OpCode					
26:24	Common Opcode	<table border="1"><tr><td>Default Value:</td><td>0h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode
Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE					
Format:	OpCode					
23:21	Sub OpcodeA	<table border="1"><tr><td>Default Value:</td><td>0h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode
Default Value:	0h MFX_IND_OBJ_BASE_ADDR_STATE					
Format:	OpCode					
20:16	SubOpcodeB	<table border="1"><tr><td>Default Value:</td><td>3h MFX_IND_OBJ_BASE_ADDR_STATE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE	Format:	OpCode
Default Value:	3h MFX_IND_OBJ_BASE_ADDR_STATE					
Format:	OpCode					
15:12	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ		
Format:	MBZ					
11:0	DWord Length	<table border="1"><tr><td>Default Value:</td><td>0018h Excludes DWord (0,1)</td></tr><tr><td>Format:</td><td>=n Total Length - 2</td></tr></table>	Default Value:	0018h Excludes DWord (0,1)	Format:	=n Total Length - 2
Default Value:	0018h Excludes DWord (0,1)					
Format:	=n Total Length - 2					
1	31:12	MFX Indirect Bitstream Object - Base Address (Decoder and Stitch Modes) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_XXX_BSD_OBJECT command for fetching (reading) the compressed Slice Data. This field is only valid in MPEG2, AVC and VC1 decoder VLD mode.</p>	Project:	All	Format:	GraphicsAddress[31:12]
Project:	All					
Format:	GraphicsAddress[31:12]					
	11:6	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ		
Format:	MBZ					
	5:4	MFX Indirect BSD Object - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated Type
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)					
Format:	U2 Enumerated Type					



MFX_IND_OBJ_BASE_ADDR_STATE			
		00b	Highest priority
		01b	Second highest priority
		10b	Third highest priority
		11b	Lowest priority
	3:0	MFX Indirect BSD Object - Memory Object Control State	
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
		Format:	MEMORY_OBJECT_CONTROL_STATE
		Specifies the memory object control state for this surface.	
2..3 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved	
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
		Format:	MBZ
4	31:12	MFX Indirect Bitstream Object - Access Upper Bound (Decoder and Stitch Modes)	
		Format:	GraphicsAddress[31:12]
		This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_XXX_BSD_OBJECT command for the compressed Slice Data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect Bitstream ObjectBase Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFD_XXX_BSD_OBJECT command is set to 0. This field is only valid in MPEG2, AVC, VP8, and VC1 decoder VLD mode.	
	11:0	Reserved	
		Format:	MBZ
5 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved	
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
		Format:	MBZ
6	31:12	MFX Indirect MV Object - Base Address	
		Format:	GraphicsAddress[31:12]
		Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the encoder MFC_AVG_PAK_OBJECT command or the decoder MFD_IT_OBJECT command for fetching the per-	



MFX_IND_OBJ_BASE_ADDR_STATE

		MB MV data.This field is only valid in AVC encoder mode or in AVC decoder IT mode										
11:6	Reserved	Format: MBZ										
5:4	MFX Indirect MV Object - Arbitration Priority Control Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: U2 Enumerated Type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority	
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
3:0	MFX Indirect MV Object - Memory Object Control State Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.											
7..8 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0 Reserved	Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MBZ										
9	31:12 MFX Indirect MV Object Access Upper Bound	Format: GraphicsAddress[31:12] This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFC_AVG_PAK_OBJECT / MFD_IT_OBJECT command for the per-MB MV data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFX Indirect MV Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Data Length field of the MFC_AVG_PAK_OBJECT / MFD_IT_OBJECT command is set to 0. This field is only valid in AVC encoder mode or in AVC decoder IT mode.										



MFX_IND_OBJ_BASE_ADDR_STATE													
	11:0	Reserved											
		Format:	MBZ										
10 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved											
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
		Format:	MBZ										
11	31:12	MFD Indirect IT-COEFF Object - Base Address (Decoder Only)											
		Format:	GraphicsAddress[31:12]										
		Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB non-scaled coefficient data (all inverse scaling and quantization are done in hardware). This field is only valid in MPEG2, AVC and VC1 decoder IT mode.											
	11:6	Reserved											
		Format:	MBZ										
	5:4	MFD Indirect IT-COEFF Object - Arbitration Priority Control											
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
		Format:	U2 Enumerated Type										
		This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.											
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>		Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name												
00b	Highest priority												
01b	Second highest priority												
10b	Third highest priority												
11b	Lowest priority												
	3:0	MFD Indirect IT-COEFF Object - Memory Object Control State											
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
		Format:	MEMORY_OBJECT_CONTROL_STATE										
		Specifies the memory object control state for this surface.											
12..13 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved											
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
		Format:	MBZ										
14	31:12	MFD Indirect IT-COEFF Object - Access Upper Bound (Decoder Only)											



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr><tr><td colspan="2">This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB non-scaled coefficient data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-COEFF Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect COEFF Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder IT mode.</td></tr></table>	Format:	GraphicsAddress[31:12]	This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB non-scaled coefficient data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-COEFF Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect COEFF Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder IT mode.															
Format:	GraphicsAddress[31:12]																			
This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB non-scaled coefficient data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-COEFF Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect COEFF Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in MPEG2, AVC and VC1 decoder IT mode.																				
	11:0	<table border="1"><tr><td colspan="2">Reserved</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Format:	MBZ														
Reserved																				
Format:	MBZ																			
15 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<table border="1"><tr><td colspan="2">Reserved</td></tr><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ												
Reserved																				
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																			
Format:	MBZ																			
16	31:12	<table border="1"><tr><td colspan="2">MFD Indirect IT-DBLK Object - Base Address (Decoder Only)</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr><tr><td colspan="2">Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB Deblocking filter control data. This field is only valid in AVC decoder IT mode.</td></tr></table>	MFD Indirect IT-DBLK Object - Base Address (Decoder Only)		Format:	GraphicsAddress[31:12]	Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB Deblocking filter control data. This field is only valid in AVC decoder IT mode.													
MFD Indirect IT-DBLK Object - Base Address (Decoder Only)																				
Format:	GraphicsAddress[31:12]																			
Specifies the 4K-byte aligned memory base address for the read-only indirect data object pointed in the MFD_IT_OBJECT command for fetching (reading) the per-MB Deblocking filter control data. This field is only valid in AVC decoder IT mode.																				
	11:6	<table border="1"><tr><td colspan="2">Reserved</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Format:	MBZ														
Reserved																				
Format:	MBZ																			
	5:4	<table border="1"><tr><td colspan="2">MFD Indirect IT-DBLK Object - Arbitration Priority Control</td></tr><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr><tr><td colspan="2">This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></table>	MFD Indirect IT-DBLK Object - Arbitration Priority Control		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated Type	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.		Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
MFD Indirect IT-DBLK Object - Arbitration Priority Control																				
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																			
Format:	U2 Enumerated Type																			
This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.																				
Value	Name																			
00b	Highest priority																			
01b	Second highest priority																			
10b	Third highest priority																			
11b	Lowest priority																			
	3:0	<table border="1"><tr><td colspan="2">MFD Indirect IT-DBLK Object - Memory Object Control State</td></tr><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,</td></tr></table>	MFD Indirect IT-DBLK Object - Memory Object Control State		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,														
MFD Indirect IT-DBLK Object - Memory Object Control State																				
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,																			



MFX_IND_OBJ_BASE_ADDR_STATE			
			DevHSW:GT2:B) Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.
17..18 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MBZ	
19	31:12	MFD Indirect IT-DBLK Object - Access Upper Bound (Decoder Only) Format: GraphicsAddress[31:12]	
		This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by the indirect data object in the MFD_IT_OBJECT command for the per-MB Deblocking filter control data. Indirect data accessed at this address and beyond will return as 0 by the hardware. Setting this field to 0 will cause this range check to be ignored. If non-zero, this address must be greater than the MFD Indirect IT-DBLK Object Base Address state. Hardware ignores this field if indirect data is not present, i.e. the Indirect Deblocking Control Data Length field of the MFD_IT_OBJECT command is set to 0. This field is only valid in AVC decoder IT mode.	
	11:0	Reserved Format: MBZ	
20 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MBZ	
21	31:12	MFC Indirect PAK-BSE Object - Base Address (Encoder Only) Project: All Format: GraphicsAddress[31:12]	
		Specifies the 4K-byte aligned memory base address for the write-only indirect data object pointed in the PAK_SLICE_STATE command for writing out the compressed bitstream. This field is only valid in AVC encoder mode.	
	11:6	Reserved Project: All Format: MBZ	
	5:4	MFC Indirect PAK-BSE Object - Arbitration Priority Control Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,	



MFX_IND_OBJ_BASE_ADDR_STATE

		<table border="1"><tr><td></td><td>DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>		DevHSW:GT2:B)	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
	DevHSW:GT2:B)															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	<p>MFC Indirect PAK-BSE Object - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	MEMORY_OBJECT_CONTROL_STATE															
22..25 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	MBZ															



MEDIA_STATE_FLUSH

MEDIA_STATE_FLUSH		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h Media
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 0h MEDIA_STATE_FLUSH
		Format: OpCode
	23:16	SubOpcode
		Default Value: 4h MEDIA_STATE_FLUSH SubOp
		Format: OpCode
	15:0	DWord Length
		Project: All
		Format: =n Total Length - 2



MEDIA_STATE_FLUSH

		Value	Name	Description
		0h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
1	31:9	Reserved		
		Project:	All	
		Format:	MBZ	
	8	Disable Pre-emption		
		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A)	
		Format:	Enable	
		This bit causes the video front-end to ignore pre-emption requests if set. If this bit is set then ARB_CHECK commands should not be used with it.		
		A subsequent MEDIA_STATE_FLUSH command with this bit cleared will honor previous pre-emption requests.		
	7	Flush to GO		
		Project:	DevHSW+	
		Format:	Enable	
		This bit indicates that the write data out of this thread group should be flushed to the point where it is visible to following commands.		
	6	Watermark Required		
		Project:	All	
		This is a single bit specifying if the MEDIA_STATE_FLUSH should stall further commands until there is enough room in a half-slice for the following thread group. The characteristics of the thread group are specified in the Interface Descriptor Offset.		
		If set, the MEDIA_STATE_FLUSH stalls CS until there are enough threads in a half-slice, and enough SLM available in the same half-slice, and a free barrier if one is required. An Interface Descriptors can be updated after a Watermarked MEDIA_STATE_FLUSH only if it has not been used in the current context. Reusing an interface descriptor requires that this bit is clear to ensure the ID cache is reloaded.		
		If clear, the MEDIA_STATE_FLUSH stalls CS until the TDL has dispatched the last thread, allowing the CURBE and Interface Descriptors to be updated by following commands.		
		Programming Notes		Project
		When using mid-thread pre-emption with GPGPU_OBJECT, the entire thread must be dispatched as a group, since a partially dispatched group cannot be pre-empted. For that, a media state flush with the WatermarkRequired bit set and a matching Interface Descriptor must be used such that media pipe doesn't proceed with the next group of threads until there are enough hardware thread slots available.		HSW
		The Interface Descriptor Offset used for the flush must be the same as that used for the GPGPU_OBJECTs. GPGPU_WALKER automatically checks the Watermark conditions before starting a thread, so this bit should not be set before		DevHSW+



MEDIA_STATE_FLUSH

	GPGPU_WALKER.	
5:0	Interface Descriptor Offset Format: U6	This field specifies the offset from the interface descriptor base pointer to the interface descriptor which describes what resources are required to meet the watermark.



MFX_BSP_BUF_BASE_ADDR_STATE

MFX_BSP_BUF_BASE_ADDR_STATE		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h Pipeline
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 0h Common
		Format: OpCode
23:21	SubOpcode A	
		Default Value: 0h MFX_BSP_BUF_BASE_ADDR_STATE
20:16	SubOpcode B	
		Default Value: 4h MFX_BSP_BUF_BASE_ADDR_STATE
		Format: OpCode
15:12	Reserved	
		Project: All
		Format: MBZ
11:0	DWord Length	



MFX_BSP_BUF_BASE_ADDR_STATE

		<table border="1"> <tr> <td>Default Value:</td><td>2h Excludes DWord (0,1)</td></tr> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table>	Default Value:	2h Excludes DWord (0,1)	Project:	All	Format:	=n Total Length - 2								
Default Value:	2h Excludes DWord (0,1)															
Project:	All															
Format:	=n Total Length - 2															
1	31:6	<p>BSD/MPC Row Store Scratch Buffer Base Address - Read/Write</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table> <p>This field provides the base address of the scratch buffer used by BSD (decoder) and MPC (encoder) unit to store MB information of the previous row for coding each macroblock in the current row. It is a private buffer used by the BSD (decoder) and MPC (encoder) hardware only. Its content is not accessible by software. This Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address this Row Store.</p> <p>For AVC BSD, 2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF. So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. For AVC MPC, 1 cacheline for non-MBAFF, 2 cachelines for MBAFF per MB. For VC1, the BSD row store is 512-bit (one cacheline) per MB, times the number of MBs per picture MB row.</p>	Project:	All												
Project:	All															
	5:4	<p>BSP Row Store Scratch Buffer - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U2 Enumerated Type</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second Highest priority</td></tr> <tr> <td>10b</td><td>Third Highest Priority</td></tr> <tr> <td>11b</td><td>Lowest Priority</td></tr> </tbody> </table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second Highest priority	10b	Third Highest Priority	11b	Lowest Priority
Project:	All															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second Highest priority															
10b	Third Highest Priority															
11b	Lowest Priority															
	3:0	<p>BSP Row Store Scratch Buffer - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE										
Project:	HSW															
Format:	MEMORY_OBJECT_CONTROL_STATE															
2	31:6	<p>MPR Row Store Scratch Buffer Base Address - Read/Write (Decoder Only)</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table> <p>This field provides the base address of the scratch buffer used by decoder's MPR unit to store MB information of the previous row for decoding each macroblock in the current row. It is a private buffer used by the MPR hardware only. Its content is not accessible by software.</p> <p>Programming Notes</p> <p>The MPR Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of each macroblock to address the MPR Row Store. Except ILDB Control Data, all other</p>	Project:	All												
Project:	All															



MFX_BSP_BUF_BASE_ADDR_STATE

		operations does not cross slice boundary. This field is specified in frame-level.2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. This field is only valid for AVC decoder mode																								
	5:4	MPR Row Store Scratch Buffer - Arbitration Priority Control Project: All Format: U2 Enumerated type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td><td></td><td></td></tr><tr><td>00b</td><td>Highest priority</td><td>Desc</td><td>All</td></tr><tr><td>01b</td><td>Second highest priority</td><td>Desc</td><td>All</td></tr><tr><td>10b</td><td>Third highest priority</td><td></td><td></td></tr><tr><td>11b</td><td>Lowest priority</td><td></td><td></td></tr></tbody></table>	Value	Name	Description	Project	0h	[Default]			00b	Highest priority	Desc	All	01b	Second highest priority	Desc	All	10b	Third highest priority			11b	Lowest priority		
Value	Name	Description	Project																							
0h	[Default]																									
00b	Highest priority	Desc	All																							
01b	Second highest priority	Desc	All																							
10b	Third highest priority																									
11b	Lowest priority																									
	3:0	MPR Row Store Scratch Buffer - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.																								
3	31:6	Bitplane Read Buffer Base Address Project: All It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information.(In Cantiga, this field must be dword aligned.) Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only. For VC1 intel Long Format : it is a read-only buffer For VC1 DXVA2 Short Format : it is a write and a read buffer This field is only valid for VC1 decoder mode.																								
	5:4	Bitplane Read Buffer - Arbitration Priority Control Project: All Format: U2 Enumerated type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td><td>Desc</td><td>All</td></tr><tr><td>01b</td><td>Second highest priority</td><td>Desc</td><td>All</td></tr><tr><td>10b</td><td>Third highest priority</td><td></td><td></td></tr><tr><td>11b</td><td>Lowest priority</td><td></td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b	Highest priority	Desc	All	01b	Second highest priority	Desc	All	10b	Third highest priority			11b	Lowest priority						
Value	Name	Description	Project																							
00b	Highest priority	Desc	All																							
01b	Second highest priority	Desc	All																							
10b	Third highest priority																									
11b	Lowest priority																									
	3:0	Bitplane Read Buffer - Memory Object Control State Project: HSW																								



MFX_BSP_BUF_BASE_ADDR_STATE

		Format: MEMORY_OBJECT_CONTROL_STATE
Specifies the memory object control state for this surface.		



MFX_BSP_BUF_BASE_ADDR_STATE

MFX_BSP_BUF_BASE_ADDR_STATE		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
<p>This frame-level state command is used to specify all the buffer base addresses needed for the operation of the AVC Bit Stream Processing Units (for decoder, it is BSD Unit; for encoder, it is BSE Unit)</p> <p>For both encoder and decoder, currently it is assumed that all codec standards can share the same BSP_BUF_BASE_STATE. The simplicity of this command is the result of moving all the direct MV related processing into the ENC Subsystem. Since all implicit weight calculations and directMV calculations are done in ENC and all picture buffer management are done in the Host, there is no need to provide POC (POC List - FieldOrderCntList, CurrPic POC - CurrFieldOrderCnt) information to PAK. For decoder, all the direct mode information are sent in a separate slice-level command (AVC_DIRECTMODE_STATE command).</p> <p>In addition, in Encoder, the row stores for CABAC encoding and MB Parameters Construction (MPC) are combined into one single row store.</p> <p>The row stores specified in this command do not combine with those specified in the MFC_PIPE_BUF_ADDR_STATE command for hardware simplification reason.</p>		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h Pipeline Format: OpCode
	26:24	Media Command Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 4h Format: OpCode
	15:12	Reserved Project: All Format: MBZ



MFX_BSP_BUF_BASE_ADDR_STATE														
	11:0	DWord Length												
		Default Value:	8h Excludes DWord (0,1)											
		Project:	All											
		Format:	=n Total Length - 2											
1	31:6	BSD/MPC Row Store Scratch Buffer Base Address - Read/Write												
		<p>This field provides the base address of the scratch buffer used by BSD (decoder) and MPC (encoder) unit to store MB information of the previous row for coding each macroblock in the current row. It is a private buffer used by the BSD (decoder) and MPC (encoder) hardware only. Its content is not accessible by software. This Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address this Row Store.</p> <p>For AVC BSD, 2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF. So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. For AVC MPC, 1 cacheline for non-MBAFF, 2 cachelines for MBAFF per MB. For VC1, the BSD row store is 512-bit (one cacheline) per MB, times the number of MBs per picture MB row.</p>												
	5:4	BSD/MPC Row Store Scratch Buffer - Arbitration Priority Control												
		<p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: U2 Enumerated Type</p>												
		<p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second Highest priority</td></tr> <tr> <td>10b</td><td>Third Highest Priority</td></tr> <tr> <td>11b</td><td>Lowest Priority</td></tr> </tbody> </table>			Value	Name	00b	Highest priority	01b	Second Highest priority	10b	Third Highest Priority	11b	Lowest Priority
Value	Name													
00b	Highest priority													
01b	Second Highest priority													
10b	Third Highest Priority													
11b	Lowest Priority													
	3:0	BSD/MPC Row Store Scratch Buffer - Memory Object Control State												
		<p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p>												
		<p>Specifies the memory object control state for this surface.</p>												
2..3 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,	31:0	Reserved												
		<p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p>												



MFX_BSP_BUF_BASE_ADDR_STATE

DevHSW:GT2:B)		Format: MBZ																
4	31:6	<p>MPR Row Store Scratch Buffer Base Address - Read/Write (Decoder Only)</p> <p>This field provides the base address of the scratch buffer used by decoder's MPR unit to store MB information of the previous row for decoding each macroblock in the current row. It is a private buffer used by the MPR hardware only. Its content is not accessible by software.</p> <p>Programming Notes</p> <p>The MPR Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of each macroblock to address the MPR Row Store. Except ILDB Control Data, all other operations does not cross slice boundary. This field is specified in frame-level.2 cacheline (CL) per MB when in MBAFF mode (row of MB pair); 1 CL per MB for non-MBAFF, So, to support 256 MBs per row (4K screen resolution), $2 * 256 * 64$ bytes = 32,768 bytes are required. Cacheline alignment should be followed. This field is only valid for AVC decoder mode</p>																
	5:4	<p>MPR Row Store Scratch Buffer - Arbitration Priority Control</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U2 Enumerated type</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td></tr><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated type	Value	Name	0h	[Default]	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																	
Format:	U2 Enumerated type																	
Value	Name																	
0h	[Default]																	
00b	Highest priority																	
01b	Second highest priority																	
10b	Third highest priority																	
11b	Lowest priority																	
	3:0	<p>MPR Row Store Scratch Buffer - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE												
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																	
Format:	MEMORY_OBJECT_CONTROL_STATE																	
5..6 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ												
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																	
Format:	MBZ																	
7	31:6	Bitplane Read Buffer Base Address																



MFX_BSP_BUF_BASE_ADDR_STATE

	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information.(In Cantiga, this field must be dword aligned.)Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only.For VC1 intel Long Format : it is a read-only bufferFor VC1 DXVA2 Short Format : it is a write and a read bufferThis field is only valid for VC1 decoder mode.</td></tr></table>	Project:	All	It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information.(In Cantiga, this field must be dword aligned.)Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only.For VC1 intel Long Format : it is a read-only bufferFor VC1 DXVA2 Short Format : it is a write and a read bufferThis field is only valid for VC1 decoder mode.															
Project:	All																		
It must be cacheline aligned (i.e. 64 bytes address boundary), so lower bit 0 to 5 are used for controlling information.(In Cantiga, this field must be dword aligned.)Bitplane buffer is a linear buffer. In VC1 Long format, it is written by an application. In VC1 Short Format, it is written and read by H/W only.For VC1 intel Long Format : it is a read-only bufferFor VC1 DXVA2 Short Format : it is a write and a read bufferThis field is only valid for VC1 decoder mode.																			
5:4	<table border="1"><tr><td colspan="2">Bitplane Read Buffer - Arbitration Priority Control</td></tr><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U2 Enumerated type</td></tr><tr><td colspan="2">This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></table>	Bitplane Read Buffer - Arbitration Priority Control		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated type	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.		Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Bitplane Read Buffer - Arbitration Priority Control																			
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																		
Format:	U2 Enumerated type																		
This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.																			
Value	Name																		
00b	Highest priority																		
01b	Second highest priority																		
10b	Third highest priority																		
11b	Lowest priority																		
3:0	<table border="1"><tr><td colspan="2">Bitplane Read Buffer - Memory Object Control State</td></tr><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Bitplane Read Buffer - Memory Object Control State		Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.											
Bitplane Read Buffer - Memory Object Control State																			
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																		
Format:	MEMORY_OBJECT_CONTROL_STATE																		
Specifies the memory object control state for this surface.																			



MFX_STATE_POINTER

MFX_STATE_POINTER		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
<p>The MFX_STATE_POINTER command, issued at picture level, is used to set up the indirect pointers for VCS to fetch all the MFX states (Image state, Slice state, etc.) needed for the encoding/decoding process in PAK/IT mode. The encoding/decoding states are presented by state commands, which are grouped into separate sets (picture level, slice level, etc.), and each is stored in its own memory buffer referred by an indirect state pointer. The content of each indirect state buffer is a list of MFX state commands with no special format requirements. The sequence of commands in each indirect state buffer is terminated by a MI_BATCH_BUFFER_END command (acts as the last command marker). Therefore, indirect state buffers can have different and variable length of command sequences.</p> <p>The indirection is designed to facilitate context switching in the middle of a codec operation. The smallest granularity of interruption is designed to be at a completed MB row in AVC/VC1/MPEG2 IT and AVC PAK operating modes as well as in VC1/MPEG2 VLD mode. There is no support for context switch in AVC VLD mode. Hardware supports up to 4 separate indirect state pointers, allowing software to manage the grouping of state commands. During context switch, hardware restores (re-issues) the latest version of each indirect state pointer, if present.</p> <p>MFX_STATE_POINTER command can only program one indirect state pointer at a time. MI_FLUSH will invalidate all indirect state buffer pointers inside VCS.</p>		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h GFX_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h Media Format: OpCode
	26:24	Media Command Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 6h Format: OpCode



MFX_STATE_POINTER

	15:12	Reserved																				
		Project: All																				
		Format: MBZ																				
	11:0	DWord Length																				
		Default Value: 0h DWORD_COUNT_n																				
		Project: All																				
		Format: =n Total Length - 2																				
1	31:5	State Pointer																				
		Format: GeneralStateOffset[31:5]Indirect State Buffer																				
		Specifies the 32-byte aligned address of an Indirect State Buffer. This pointer is relative to the General State Base Address.																				
	4:2	Reserved																				
		Project: All																				
		Format: MBZ																				
	1:0	State Pointer Index																				
		Specifies one of the four indirect state pointers to program.																				
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td></td><td>indirect state pointer 0 (image state)</td><td>All</td></tr><tr><td>01b</td><td></td><td>indirect state pointer 1 (slice state)sc</td><td>All</td></tr><tr><td>10b</td><td></td><td>indirect state pointer 2</td><td></td></tr><tr><td>11b</td><td></td><td>indirect state pointer 3</td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b		indirect state pointer 0 (image state)	All	01b		indirect state pointer 1 (slice state)sc	All	10b		indirect state pointer 2		11b		indirect state pointer 3	
Value	Name	Description	Project																			
00b		indirect state pointer 0 (image state)	All																			
01b		indirect state pointer 1 (slice state)sc	All																			
10b		indirect state pointer 2																				
11b		indirect state pointer 3																				
	15:12	Reserved																				
		Project: All																				
		Format: MBZ																				
	11:0	DWord Length																				
		Default Value: 0h DWORD_COUNT_n																				
		Project: All																				
		Format: =n Total Length - 2																				
1	31:5	State Pointer																				
		Format: GeneralStateOffset[31:5]Indirect State Buffer																				
		Specifies the 32-byte aligned address of an Indirect State Buffer. This pointer is relative to the General State Base Address.																				
	4:2	Reserved																				
		Project: All																				
		Format: MBZ																				
	1:0	State Pointer Index																				
		Specifies one of the four indirect state pointers to program.																				
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td></td><td>indirect state pointer 0 (image state)</td><td>All</td></tr><tr><td>01b</td><td></td><td>indirect state pointer 1 (slice state)sc</td><td>All</td></tr><tr><td>10b</td><td></td><td>indirect state pointer 2</td><td></td></tr><tr><td>11b</td><td></td><td>indirect state pointer 3</td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b		indirect state pointer 0 (image state)	All	01b		indirect state pointer 1 (slice state)sc	All	10b		indirect state pointer 2		11b		indirect state pointer 3	
Value	Name	Description	Project																			
00b		indirect state pointer 0 (image state)	All																			
01b		indirect state pointer 1 (slice state)sc	All																			
10b		indirect state pointer 2																				
11b		indirect state pointer 3																				



MFX_QM_STATE

MFX_QM_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_MULTI_DW Format: OpCode
	26:24	Media Command Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 7h Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 20h Excludes DWord (0,1) Project: All Format: =n Total Length - 2



MFX_QM_STATE

1	31:2	Reserved								
		Format: MBZ								
		AVC Exists If: //AVC- Decoder Only For AVC QM Type: This field specifies which Quantizer Matrix is loaded.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td></tr> <tr> <td style="text-align: center;">1</td><td>AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td></tr> <tr> <td style="text-align: center;">2</td><td>AVC_8x8_Intra_MATRIX</td></tr> <tr> <td style="text-align: center;">3</td><td>AVC_8x8_Inter_MATRIX</td></tr> </tbody> </table>	Value	Name	0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	2	AVC_8x8_Intra_MATRIX
Value	Name									
0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)									
1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)									
2	AVC_8x8_Intra_MATRIX									
3	AVC_8x8_Inter_MATRIX									
1	1:0	MPEG2 Exists If: //MPEG2- Decoder Only For MPEG2 QM Type: This field specifies which Quantizer Matrix is loaded.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>MPEG_INTRA_QUANTIZER_MATRIX</td></tr> <tr> <td style="text-align: center;">1</td><td>MPEG_NON_INTRA_QUANTIZER_MATRIX</td></tr> <tr> <td style="text-align: center;">2-3</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0	MPEG_INTRA_QUANTIZER_MATRIX	1	MPEG_NON_INTRA_QUANTIZER_MATRIX	2-3	Reserved
Value	Name									
0	MPEG_INTRA_QUANTIZER_MATRIX									
1	MPEG_NON_INTRA_QUANTIZER_MATRIX									
2-3	Reserved									
Forward Quantizer Matrix Project: All Format: U32 The format of a Quantizer Matrix is an 8x8 matrix in raster order. Each element is an unsigned byte.										
2..33	31:0									



MFX_FQM_STATE

MFX_FQM_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_MULTI_DW Format: OpCode
	26:24	Media Command Opcode Default Value: 0h MFX_COMMON_STATE Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 8h Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 20h Excludes DWord (0,1) Project: All Format: =n Total Length - 2



MFX_FQM_STATE

1	31:2	Reserved								
		Format: MBZ								
		AVC Exists If: //AVC- Decoder Only For AVC QM Type: This field specifies which Quantizer Matrix is loaded.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td></tr> <tr> <td style="text-align: center;">1</td><td>AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)</td></tr> <tr> <td style="text-align: center;">2</td><td>AVC_8x8_Intra_MATRIX</td></tr> <tr> <td style="text-align: center;">3</td><td>AVC_8x8_Inter_MATRIX</td></tr> </tbody> </table>	Value	Name	0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)	2	AVC_8x8_Intra_MATRIX
Value	Name									
0	AVC_4x4_Intra_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)									
1	AVC_4x4_Inter_MATRIX, (Y-4DWs, Cb-4DWs, Cr-4DWs, reserved-4DWs)									
2	AVC_8x8_Intra_MATRIX									
3	AVC_8x8_Inter_MATRIX									
1	1:0	MPEG2 Exists If: //MPEG2- Decoder Only For MPEG2 QM Type: This field specifies which Quantizer Matrix is loaded.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td>MPEG_INTRA_QUANTIZER_MATRIX</td></tr> <tr> <td style="text-align: center;">1</td><td>MPEG_NON_INTRA_QUANTIZER_MATRIX</td></tr> <tr> <td style="text-align: center;">2-3</td><td>Reserved</td></tr> </tbody> </table>	Value	Name	0	MPEG_INTRA_QUANTIZER_MATRIX	1	MPEG_NON_INTRA_QUANTIZER_MATRIX	2-3	Reserved
Value	Name									
0	MPEG_INTRA_QUANTIZER_MATRIX									
1	MPEG_NON_INTRA_QUANTIZER_MATRIX									
2-3	Reserved									
Forward Quantizer Matrix Project: All Format: U32 The format of a Quantizer Matrix is an 8x8 matrix in raster order. Each element is an unsigned byte.										



MFX_DBK_OBJECT

MFX_DBK_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_DBK_OBJECT
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	0h Common
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	0h MEDIA_
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	9h MEDIA_
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	3h Excludes DWord (0,1)
		Format:	=n
Note: Regardless of the mode, inline data must be present in this command			
1	31:6	Pre Deblocking Source Address	
		Format:	GraphicsAddress[31:6]
Specifies the 4K byte aligned frame buffer address for outputting the non-filtered reconstructed YUV picture (i.e. output of final adder in each codec standard, and prior to the deblocking filter unit).			
	5:4	Pre Deblocking - Arbitration Priority Control	



MFX_DBK_OBJECT

		This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td>Highest priority</td></tr> <tr> <td style="padding: 2px;">01b</td><td>Second highest priority</td></tr> <tr> <td style="padding: 2px;">10b</td><td>Third highest priority</td></tr> <tr> <td style="padding: 2px;">11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3	Reserved										
	2	Pre Deblocking - Graphics Data Type (GFDT) This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.										
	1:0	Pre Deblocking - Cacheability Control This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC). <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td>use cacheability control bits from GTT entry</td></tr> <tr> <td style="padding: 2px;">01b</td><td>data is not cached in LLC or MLC</td></tr> <tr> <td style="padding: 2px;">10b</td><td>data is cached in LLC but not MLC</td></tr> <tr> <td style="padding: 2px;">11b</td><td>data is cached in both LLC and MLC</td></tr> </tbody> </table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached in LLC or MLC	10b	data is cached in LLC but not MLC	11b	data is cached in both LLC and MLC
Value	Name											
00b	use cacheability control bits from GTT entry											
01b	data is not cached in LLC or MLC											
10b	data is cached in LLC but not MLC											
11b	data is cached in both LLC and MLC											
2	31:6	Deblocking Control Address Format: GraphicsAddress[31:6] Specifies the 4K byte aligned frame buffer address as input MB-level deblocking parameters to control the way hardware deblock the each micro-block. One 512-bit cacheline is allocated for each Macroblock in raster scan order.										
	5:4	Deblocking control - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td>Highest priority</td></tr> <tr> <td style="padding: 2px;">01b</td><td>Second highest priority</td></tr> <tr> <td style="padding: 2px;">10b</td><td>Third highest priority</td></tr> <tr> <td style="padding: 2px;">11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3	Reserved										
	2	Deblocking control - Graphics Data Type (GFDT) This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.										
	1:0	Deblocking control - Cacheability Control This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC).										



MFX_DBK_OBJECT

MFX_DBK_OBJECT													
		Value	Name										
		00b	use cacheability control bits from GTT entry										
		01b	data is not cached in LLC or MLC										
		10b	data is not cached in LLC or MLC										
		11b	data is cached in both LLC and MLC										
3	31:6	Deblocking Destination Address Format: GraphicsAddress[31:6] Specifies the 4K byte aligned frame buffer address for outputting the post-loop filtered reconstructed YUV picture (i.e. output of the deblocking filter unit)											
	5:4	Deblocking - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name												
00b	Highest priority												
01b	Second highest priority												
10b	Third highest priority												
11b	Lowest priority												
	3	Reserved											
	2	Deblocking - Graphics Data Type (GFDT) This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.											
	1:0	Deblocking - Cacheability Control This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC).	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>use cacheability control bits from GTT entry</td></tr><tr><td>01b</td><td>data is not cached in LLC or MLC</td></tr><tr><td>10b</td><td>data is cached in LLC but not MLC</td></tr><tr><td>11b</td><td>data is cached in both LLC and MLC</td></tr></tbody></table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached in LLC or MLC	10b	data is cached in LLC but not MLC	11b	data is cached in both LLC and MLC
Value	Name												
00b	use cacheability control bits from GTT entry												
01b	data is not cached in LLC or MLC												
10b	data is cached in LLC but not MLC												
11b	data is cached in both LLC and MLC												
4	31:6	Deblock Row Store Address Format: GraphicsAddress[31:6] This field provides the base address of the scratch buffer (read and write) used by the deblocking filter unit to store MB information of the previous row for filtering of each macroblock in the current row. The Deblocking Filter Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Deblocking Filter Row Store.											
	5:4	Deblock Row Store - Arbitration Priority Control											



MFX_DBK_OBJECT

	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name										
00b	Highest priority										
01b	Second highest priority										
10b	Third highest priority										
11b	Lowest priority										
3	Reserved										
2	Deblock Row Store- Graphics Data Type (GFDT) This field contains the GFDT bit for this surface when writes occur. GFDT can also be set by the GTT. The effective GFDT is the logical OR of this field with the GFDT from the GTT entry. This field is ignored for reads.										
1:0	Deblock Row Store - Cacheability Control This field controls cacheability in the mid-level cache (MLC) and last-level cache (LLC). <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>use cacheability control bits from GTT entry</td></tr><tr><td>01b</td><td>data is not cached in LLC or MLC</td></tr><tr><td>10b</td><td>data is cached in LLC but not MLC</td></tr><tr><td>11b</td><td>data is cached in both LLC and MLC</td></tr></tbody></table>	Value	Name	00b	use cacheability control bits from GTT entry	01b	data is not cached in LLC or MLC	10b	data is cached in LLC but not MLC	11b	data is cached in both LLC and MLC
Value	Name										
00b	use cacheability control bits from GTT entry										
01b	data is not cached in LLC or MLC										
10b	data is cached in LLC but not MLC										
11b	data is cached in both LLC and MLC										



MFX_DBK_OBJECT

MFX_DBK_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_DBK_OBJECT
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	0h Common
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	0h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	9h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0Bh Excludes DWord (0,1)
		Format:	=n
		Note: Regardless of the mode, inline data must be present in this command	
1	31:6	Pre Deblocking Source Address	
		Format:	GraphicsAddress[31:6]
		Specifies the 4K byte aligned frame buffer address for outputting the non-filtered reconstructed YUV picture (i.e. output of final adder in each codec standard, and prior to the deblocking filter unit).	



MFX_DBK_OBJECT

	5:4	<p>Pre Deblocking - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Pre Deblocking - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Format:	MEMORY_OBJECT_CONTROL_STATE													
2..3 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Format:	MBZ													
4	31:6	<p>Deblocking Control Address</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 4K byte aligned frame buffer address as input MB-level deblocking parameters to control the way hardware deblock the each micro-block. One 512-bit cacheline is allocated for each Macroblock in raster scan order.</p>	Format:	GraphicsAddress[31:6]										
Format:	GraphicsAddress[31:6]													
	5:4	<p>Deblocking control - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Deblocking control - Memory Object Control State</p>												



MFX_DBK_OBJECT

		<p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p> <p>Specifies the memory object control state for this surface.</p>										
5..6 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Rsvred</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MBZ</p>										
7	31:6	<p>Deblocking Destination Address</p> <p>Format: GraphicsAddress[31:6]</p> <p>Specifies the 4K byte aligned frame buffer address for outputting the post-loop filtered reconstructed YUV picture (i.e. output of the deblocking filter unit)</p>										
	5:4	<p>Deblocking Destination- Arbitration Priority Control</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Deblocking Destination - Memory Object Control State</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p> <p>Specifies the memory object control state for this surface.</p>										
8..9 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Rsvred</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MBZ</p>										
10	31:6	<p>Deblock Row Store Address</p> <p>Format: GraphicsAddress[31:6]</p> <p>This field provides the base address of the scratch buffer (read and write)</p>										



MFX_DBK_OBJECT

		used by the deblocking filter unit to store MB information of the previous row for filtering of each macroblock in the current row. The Deblocking Filter Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Deblocking Filter Row Store.										
5:4	Deblock Row Store - Arbitration Priority Control Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority	
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
3:0	Deblock Row Store - Memory Object Control State Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.											



MFD_IT_OBJECT

MFD_IT_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFD_IT_OBJECT
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	0h MFX_COMMON_DEC
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	9h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
1	11:0	DWord Length	
		Default Value:	06h Excludes DWord (0,1) For AVC = Ch
		Format:	=n Total Length - 2 Note: Regardless of the mode, inline data must be present in this command.
1	31:10	Reserved	
		Format:	MBZ
1	9:0	Indirect IT-MV Data Length	
		Format:	U10 FormatDesc: In bytes



MFD_IT_OBJECT

		This field provides the length in bytes of the indirect data, which contains all the MVs for the current MB (in any partitioning and subpartitioning form). A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-MV Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address.AVC-IT Mode: It must be DWord aligned (since each MV is 4bytes in size)Driver has to derived this field from MVsize (MVquantity in DXVA, exact size) *4 bytes per MV.This field is only valid in AVC decoder IT mode (VC1 and MPEG uses inline MV data).				
2	31:29	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
28:0	Indirect IT-MV Data Start Address Offset This field specifies the memory starting address (offset) of the MV data to be fetched into the IT pipeline for processing. This pointer is relative to the Indirect IT-MV Object Base Address.Hardware ignores this field if indirect data is not present, i.e. the Indirect MV Data Length is set to 0. Alignment of this address depends on the mode of operation.AVC-IT Mode: It must be DWord aligned (since each MV is 4 bytes in size). This field is only valid in AVC decoder IT mode (VC1 and MPEG uses inline MV data). <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,512MB)</td><td></td></tr></tbody></table>	Value	Name	[0,512MB)		
Value	Name					
[0,512MB)						
3	31:12	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
11:0	Indirect IT-COEFF Data Length Project: <table border="1"><tr><td>All</td></tr></table> This field provides the length in bytes of the indirect data, which contains all the non-zero coefficients for the current MB. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-COEFF Data Start Address field is ignored. Since each IT-COEFF data is 1 DW in size, with 12 bits, this field can be extended to support up to 4:4:4 format.(256 pixel * 3 byte pixel components * 4 bytes per coeff).This field must be integer multiple of 16-bytes for AVC (since each coefficient is 4 bytes in size).This field is only valid in AVC, VC1, MPEG2 decoder IT mode. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,3072]</td><td>In bytes [0, 256*3*4]</td></tr></tbody></table>	All	Value	Name	[0,3072]	In bytes [0, 256*3*4]
All						
Value	Name					
[0,3072]	In bytes [0, 256*3*4]					
4	31:29	Reserved Format: <table border="1"><tr><td></td><td>MBZ</td></tr></table>		MBZ		
	MBZ					
28:0	Indirect IT-COEFF Data Start Address Offset Project: <table border="1"><tr><td>All</td></tr></table> This field specifies the memory starting address (offset) of the coeff data to be loaded into the IT pipeline for processing. This pointer is relative to the Indirect IT-COEFF Object Base Address.Hardware ignores this field if indirect IT-COEFF data is not present, i.e. the Indirect IT-COEFF Data Length is set to 0.This field must be DW aligned, since each coefficient is 4 bytes in size.Driver will determine the Num of EOB 4x4/8x8 must match the block cbp flags, if not match,	All				
All						



MFD_IT_OBJECT

		hardware cannot hang - add error handling.This field is only valid in AVC, VC1, MPEG2 decoder IT mode.						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,512MB)</td><td></td></tr></tbody></table>	Value	Name	[0,512MB)			
Value	Name							
[0,512MB)								
5	31:6	Reserved Format: MBZ						
	5:0	Indirect IT-DBLK Control Data Length <table border="1"><thead><tr><th>Project:</th><th>All</th></tr></thead><tbody><tr><td>Format:</td><td>U6</td></tr></tbody></table> <p>This field provides the length in bytes of the indirect data, which contains all the deblocker control information for the current MB (in 4x4 sub-block partitioning). A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect IT-DBLK Data Start Address field is ignored. This field must have the same alignment as the Indirect IT-DBLK Data Start Address. It must be DWord aligned. Each Deblock Control Data record is 48 bytes or 12 DWords in size. This field is only valid in AVC decoder IT mode.</p>	Project:	All	Format:	U6		
Project:	All							
Format:	U6							
6	31:29	Reserved Format: MBZ						
	28:0	Indirect IT-DBLK Control Data Start Address Offset <table border="1"><thead><tr><th>Format:</th><th>IndirectObjectBaseAddress[28:0]</th></tr></thead></table> <p>This field specifies the memory starting address (offset) of the Debunker control data to be fetched into the IT Pipeline for processing. This pointer is relative to the Indirect IT-DBLK Object Base Address.</p> <p>Hardware ignores this field if indirect data is not present, ie. The indirect IT-DBLK Control Data Length is set to 0.</p> <p>It must be DWord aligned. Each Deblock Control Data record is 48 bytes or 12 DWords in size. This field is only valid in AVC decoder IT mode.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,512MB)</td><td></td></tr></tbody></table>	Format:	IndirectObjectBaseAddress[28:0]	Value	Name	[0,512MB)	
Format:	IndirectObjectBaseAddress[28:0]							
Value	Name							
[0,512MB)								
7..n	31:0	Inline Data Union for all 3 codecs Includes IT, MC, IntraPred inline data as well as Debunker control information AVC-IT Modes: Hardware interprets this data in the specified format. VC1-IT Modes: Hardware interprets this data in the specified format. MV inline MPEG2-IT Modes: Hardware interprets this data in the specified format. (IS mode) MV inline For AVC there 7 DWords of inline data, hence N is equal to 13.						



MFX_PAK_INSERT_OBJECT

MFX_PAK_INSERT_OBJECT	
Project:	HSW
Source:	VideoCS
Length Bias:	2
Description	Project
The MFX_PAK_INSERT_OBJECT command is the first primitive command for the AVC and MPEG2 Encoding Pipeline.	HSW
The MFX_PAK_INSERT_OBJECT command is the first primitive command for the AVC, MPEG2 and SVC Encoding Pipeline.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
<p>This command is issued to setup the control and parameters of inserting a chunk of compressed/encoded bits into the current bitstream output buffer starting at the specified bit location to perform the actual insertion by transferring the command inline data to the output buffer max, 32 bits at a time.</p> <p>It is a variable length command as the data to be inserted are presented as inline data of this command. It is a multiple of 32-bit (1 DW), as the data bus to the bitstream buffer is 32-bit wide.</p> <p>Multiple insertion commands can be issued back to back in a series. It is host software's responsibility to make sure their corresponding data will properly stitch together to form a valid H.264 bitstream.</p> <p>Internally, MFX hardware will keep track of the very last two bytes' (the very last byte can be a partial byte) values of the previous insertion. It is required that the next Insertion Object Command or the next PAK Object Command to perform the start code emulation sequence check and prevention 0x03 byte insertion with this end condition of the previous insertion.</p> <p>Hardware will keep track of an output bitstream buffer current byte position and the associated next bit insertion position index. Data to be inserted can be a valid H.264 NAL units or a partial NAL unit. Certain NAL unit has a minimum byte size requirement. As such the hardware will optionally (enabled by STATE Command) determines the number of CABAC_ZERO_WORD to be inserted to the end of the current NAL, based on the minimum byte size of a NAL and the actual bin count of the encoded Slice. Since prior to the CABAC_ZERO_WORD insertion, the RBSP or EBSP is already byte-aligned, so each CABAC_ZERO_WORD insertion is actually a 3-byte sequence 0x00 00 03. The inline data may have already been processed for start code emulation byte insertion, except the possibility of the last 2 bytes plus the very last partial byte (if any). Hence, when hardware performing the concatenation of multiple consecutive insertion commands, or concatenation of an insertion command and a PAK object command, it</p>	



MFX_PAK_INSERT_OBJECT

must check and perform the necessary start code emulation byte insert at the junction. The inline data is required to be byte aligned on the left (first transmitted bit order) and may or may not be byte aligned on the right (last transmitted bits).

The command will specify the bit offset of the last valid DW. Each insertion state command defines a chunk of bits (compressed data) to be inserted at a specific location of the output compressed bitstream in the output buffer. Depend on CABAC or CAVLC encoding mode (from Slice State), PAK Object Command is always ended in byte aligned output bitstream except for CABAC header insertion which is bit aligned. In the aligned cases, PAK will perform 0 filling in CAVLC mode, and 1 filling in CABAC mode.

Insertion data can include: any encoded syntax elements bit data before the encoded Slice Data (PAK Object Command) of the current Slice/SPS/NALPPS/NALSEI/NALOther Non-Slice NALLeading_Zero_8_bits (as many bytes as there is) Start Code Prefix/NAL Header Byte/Slice Header Any encoded syntax elements bit data after the encoded Slice Data (PAK Object Command) of the current Slice and prior to the next encoded Slice Data of the next Slice or prior to the end of the bitstream, whichever comes first Cabac_Zero_Word or Trailing_Zero_8bits (as many bytes as there is).

Anything listed above before a Slice Data Context switch interrupt is not supported by this command.

DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_PAK_INSERT_OBJECT
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	0h MFX_COMMON
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	2h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	8h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ



MFX_PAK_INSERT_OBJECT

	11:0	DWord Length								
		Default Value: 0h Excludes DWord (0,1) = Variable Length in DW								
		Format: =n Total Length - 2								
1	31:18	Reserved								
		Format: MBZ								
	17:16	DataByteOffset - SrcDataStartingByteOffset[1:0] Source Data Starting Byte Position within the very first inline DW.								
	15	HeaderLengthExcludeFrmSize In case this flag is on, bits are NOT accumulated during current access unit coding neither for Cabac Zero Word insertion bits counting or for output in MMIO register MFC_BITSTREAM_BYTECOUNT_FRAME_NO_HEADER. When using HeaderLengthExcludeFrmSize for header insertion, the software needs to make sure that data comes already with inserted start code emulation bytes. SW shouldn't set EmulationFlag bit (Bit 3 of DWORD1 of MFX_PAK_INSERT_OBJECT). <table border="1" style="margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>NO_ACCUMULATION</td> <td>Bits during current call are not accumulated</td> </tr> <tr> <td>0</td> <td>ACCUMULATE</td> <td>All bits accumulated</td> </tr> </tbody> </table>	Value	Name	Description	1	NO_ACCUMULATION	Bits during current call are not accumulated	0	ACCUMULATE
Value	Name	Description								
1	NO_ACCUMULATION	Bits during current call are not accumulated								
0	ACCUMULATE	All bits accumulated								
14	Slice Header Indicator	This bit indicates if the insert object is a slice header. In the VDEnc mode, PAK only gets this command at the beginning of the frame for slice position X=0, Y=0. It internally generates the header that needs to be inserted per slice. For VDEnc mode, this bit should always be set.								
		<table border="1" style="margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>SLICE_HEADER</td> <td>Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.</td> </tr> <tr> <td>0</td> <td>LEGACY</td> <td>Legacy Insertion Object command. The PAK Insertion Object command is not stored in HW.</td> </tr> </tbody> </table>	Value	Name	Description	1	SLICE_HEADER	Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.	0	LEGACY
Value	Name	Description								
1	SLICE_HEADER	Insertion Object is a Slice Header. The command is stored internally by HW and is used for inserting slice headers.								
0	LEGACY	Legacy Insertion Object command. The PAK Insertion Object command is not stored in HW.								
	Programming Notes									
	In VDENC mode, we support only Slice layer without partitioning RBSP syntax. The payload for PAK_INS_OBJ should contain only start code for Slice header followed by NAL_type and slice header (slice_header() in AVC spec). The payload for PAK_INS_OBJ shouldn't contain CABAC Byte alignment bits. HW adds these alignment bits which are part of slice_data. Example PAK_INS_OBJ payload : 00 00 01 <NAL_type> <slice_header_Byt0><slice_header_Byt LAST> Any zero_bytes that are added before slice header can be inserted by any preceding general PAK_INS_OBJ.									
13:8	DataBitsInLastDW - SrCDataEndingBitInclusion[5:0] Source Data to be included in the very last inline DW. Follows the MSBit is the upper bit of each byte within the DW. The lower byte is actually processed first. For example, SrCDataEndingBitInclusion = 9, bit 7:0 and bit 15 are included as valid header data.									



MFX_PAK_INSERT_OBJECT

		Value	Name									
		[1,32]										
7:4	SkipEmulByteCnt - Skip Emulation Byte Count Skip emulation check for number of starting bytesIt can be programmed from 0 to 15 bytes.For example, to skip the start code that has already prefixed in the bitstream.											
3	EmulationFlag - EmulationByteBitsInsertEnable <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>NONE</td><td>No emulation</td></tr><tr><td>1</td><td>EMULATE</td><td>Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.</td></tr></tbody></table>			Value	Name	Description	0	NONE	No emulation	1	EMULATE	Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.
Value	Name	Description										
0	NONE	No emulation										
1	EMULATE	Instruct the hardware to perform Start Code Prefix (0x 00 00 01/02/03/00) Search and Prevention Byte (0x 03) insertion on the insertion data of this command. It is required that hardware will handle a start code prefix crossing the boundary between insertion commands, or an insertion command followed by a PAK Object command.										
2	LastHeaderFlag - LastSrcHeaderDataInsertCommandFlag To process a series of consecutive insertion commands, this flag (=1) indicates the current command is the last 'header' insertion in the series.In CABAC, hardware must perform the "1" insert for byte align for Slice Header before Slice Data comes in in the next PAK-OBJECT command.In CAVLC, hardware ignores this bit											
1	EndOfSliceFlag - LastDstDataInsertCommandFlag No more insertion command and no more PAK-OBJECT command follows.Flush data out to memory											
0	BitstreamStartReset - ResetBitStreamStartingPos <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td>RESET</td><td>Reset the bitstream buffer insertion position to the bitstream buffer starting position.</td></tr><tr><td>0</td><td>INSERT</td><td>Insert the current command inline data starting at the current bitstream buffer insertion position</td></tr></tbody></table>			Value	Name	Description	1	RESET	Reset the bitstream buffer insertion position to the bitstream buffer starting position.	0	INSERT	Insert the current command inline data starting at the current bitstream buffer insertion position
Value	Name	Description										
1	RESET	Reset the bitstream buffer insertion position to the bitstream buffer starting position.										
0	INSERT	Insert the current command inline data starting at the current bitstream buffer insertion position										
2..n	31:0	Insert Data Payload Actual Data to be inserted to the output bitstream buffer.										



MFX_STITCH_OBJECT

MFX_STITCH_OBJECT		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFC_STITCH_OBJECT Format: OpCode
	26:24	Media Command Opcode Default Value: 0h MFX_COMMON Format: OpCode
	23:21	SubOpcode A Default Value: 2h Format: OpCode
	20:16	SubOpcode B Default Value: Ah Format: OpCode
	15:12	Reserved Format: MBZ
	11:0	DWord Length Default Value: 0h Excludes DWord (0,1) = Variable Length in DW (>= 3) Format: =n Total Length - 2 If it is 3, it indicates the absent of inline data.



MFX_STITCH_OBJECT

1	31:18	Reserved	Format:	MBZ			
	17:16	Source Data Starting Byte Offset	Source Data Starting Byte Position within the very first inline DW.				
	15:14	Reserved	Format:	MBZ			
	13:8	Source Data Ending Bit Inclusion	Source Data to be included in the very last inline DW. Follows the MSBit is the upper bit of each byte within the DW. The lower byte is actually processed first. For example, SrCDataEndingBitInclusion =9, bit 7:0 and bit 15 are included as valid header data. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[1,32]</td><td></td></tr></tbody></table>		Value	Name	[1,32]
Value	Name						
[1,32]							
7:4	Reserved						
3	Reserved						
2	Last Source Header Data Insert Command Flag	To process a series of consecutive insertion commands, this flag (=1) indicates the current command is the last 'header' insertion in the series. In CABAC, hardware must perform the "1" insert for byte align for Slice Header before Slice Data comes in in the next PAK-OBJECT command. In CA VLC, hardware ignores this bit.					
1	Last Destination Data Insert Command Flag	THIS FIELD MUST BE THE SAME AS Last Source Header Data Insert Command Flag No more insertion command and no more PAK-OBJECT command follows. Flush data out to memory					
0	Reserved						
2	31:19	Reserved	Format:	MBZ			
	18:0	Indirect Data Length	Project:	HSW			
			Format:	U19			
	This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address.						
3	31:0	Indirect Data Start Address	Format:	MfxIndirectBitstreamObjectAddress[31:0]			
		This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the MFX Indirect Bitstream Object Base Address. Hardware ignores this field if indirect data is not present.					



MFX_STITCH_OBJECT

4..n	31:0	Insert Data PayLoad Inline data to be inserted to the output bitstream buffer
------	------	---



MEDIA_OBJECT

MEDIA_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Media Command Pipeline	
		Default Value:	2h Media
		Format:	OpCode
26:24	Media Command Opcode		
		Default Value:	1h MEDIA_OBJECT
		Format:	OpCode
23:16	Media Command Sub-Opcode		
		Default Value:	0h MEDIA_OBJECT SubOp
		Format:	OpCode
15:0	DWord Length		
		Default Value:	4h DWORD_COUNT_n
		Project:	HSW
		Format:	=n Total Length - 2
	Excludes DWords 0,1		
	Generic Mode: DWord Length = N+4, where N is in the range of [0,504]. The maximum is 504 DW (equivalent to 63 8-DW registers).		
	When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than 112 (with both inline data length N and indirect data length rounded up to 8-DW aligned individually). The minimal inline data length is 0.		
1	31:8	Reserved	
	7:6	Reserved	
		Format:	MBZ
5:0	Interface Descriptor Offset		
		Project:	DevHSW+



MEDIA_OBJECT

		<table border="1"><tr><td>Format:</td><td>U6</td></tr><tr><td colspan="2">This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</td></tr></table>	Format:	U6	This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.			
Format:	U6							
This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.								
2	31	<p>Children Present</p> <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>Indicates that the root thread may send spawn messages to spawn child threads and/or synchronized root threads.</p> <p>If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched.</p> <p>If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals URB handle deference only when it receives a resource dereference message from the thread.</p> <p><i>In order avoid deadlock, such dereference must be issued once and only once for each URB handle.</i></p>	Format:	Enable				
Format:	Enable							
	30:25	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ				
Format:	MBZ							
	24	<p>Thread Synchronization</p> <p>This field when set indicates that the dispatch of the thread originated from this command is based on the "spawn root thread" message.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>No thread synchronization</td></tr><tr><td>1</td><td>Thread dispatch is synchronized by the 'spawn root thread' message</td></tr></tbody></table>	Value	Name	0	No thread synchronization	1	Thread dispatch is synchronized by the 'spawn root thread' message
Value	Name							
0	No thread synchronization							
1	Thread dispatch is synchronized by the 'spawn root thread' message							
	23	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ				
Format:	MBZ							
	22	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ		
Project:	HSW							
Format:	MBZ							
	21	<p>Use Scoreboard</p> <p>This field specifies whether the thread associated with this command uses hardware scoreboard. Only when this field is set, the scoreboard control fields in the VFE Dword are valid. If this field is cleared, the thread associated with this command bypasses hardware scoreboard.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Not using scoreboard</td></tr><tr><td>1</td><td>Using scoreboard</td></tr></tbody></table>	Value	Name	0	Not using scoreboard	1	Using scoreboard
Value	Name							
0	Not using scoreboard							
1	Using scoreboard							
	20	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW				
Project:	HSW							



MEDIA_OBJECT

		Format:	MBZ																
19	Slice Destination Select	Project:	HSW																
This bit along with the half-slice destination select determines the slice that this thread must be sent to.																			
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr></thead><tbody><tr><td>00b</td><td>Slice 0</td><td></td><td>[Half-Slice Destination Select] != 'Either half-slice'</td></tr><tr><td>01b</td><td>Slice 1</td><td>Cannot be used in products without a Slice 1.</td><td></td></tr><tr><td>00b</td><td>Either Slice</td><td>Hardware will choose the slice and half-slice based on load.</td><td>[Half-Slice Destination Select] == 'Either half-slice'</td></tr></tbody></table>				Value	Name	Description	Exists If	00b	Slice 0		[Half-Slice Destination Select] != 'Either half-slice'	01b	Slice 1	Cannot be used in products without a Slice 1.		00b	Either Slice	Hardware will choose the slice and half-slice based on load.	[Half-Slice Destination Select] == 'Either half-slice'
Value	Name	Description	Exists If																
00b	Slice 0		[Half-Slice Destination Select] != 'Either half-slice'																
01b	Slice 1	Cannot be used in products without a Slice 1.																	
00b	Either Slice	Hardware will choose the slice and half-slice based on load.	[Half-Slice Destination Select] == 'Either half-slice'																
Programming Notes																			
This field must be 0 if the Half-Slice Destination Select is 00																			
18:17	Half-Slice Destination Select	Project:	HSW																
This field selects the half slice that this thread must be sent to.																			
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>10b</td><td>Half-Slice 1</td><td>Cannot be used in products without a Half-Slice 1.</td></tr><tr><td>01b</td><td>Half-Slice 0</td><td></td></tr><tr><td>00b</td><td>Either half-slice</td><td>Hardware will choose the slice based on load.</td></tr></tbody></table>				Value	Name	Description	10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.	01b	Half-Slice 0		00b	Either half-slice	Hardware will choose the slice based on load.				
Value	Name	Description																	
10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.																	
01b	Half-Slice 0																		
00b	Either half-slice	Hardware will choose the slice based on load.																	
Programming Notes																			
If "Either half-slice" is selected then the Slice Destination Select must also specify "Either slice".																			
16:0	Indirect Data Length	Format:	U17 In bytes																
This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored.																			
This field must have the same alignment as the Indirect Object Data Start Address.																			
It must be DQWord (32-byte) aligned. As the indirect data are sent directly to URB, range is limited to 496 DW. When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than 112 (with both inline data length and indirect data length rounded up to 8-DW aligned).																			
3	31:0	Indirect Data Start Address	Format: GraphicsAddress[31:0]																
Description																			
Project																			



MEDIA_OBJECT

		<p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the Indirect Object Base Address.</p> <p>Hardware ignores this field if indirect data is not present.</p> <p>Alignment of this address depends on the mode of operation.</p> <p>This field specifies the DWord aligned address of the indirect data.</p>	
4	31:25	Reserved Format:	MBZ
	24:16	Scoreboard Y Format: This field provides the Y term of the scoreboard value of the current thread.	U9
	15:9	Reserved Format:	MBZ
	8:0	Scoreboard X Format: This field provides the X term of the scoreboard value of the current thread.	U9
5	31:20	Reserved Format:	MBZ
	19:16	Scoreboard Color Format: This field specifies which dependency color the current thread belongs to. It affects the dependency scoreboard control.	U4
	15:8	Reserved	



MEDIA_OBJECT

		Format:	MBZ
	7:0	Scoreboard Mask Format: Boolean Each bit indicates the corresponding dependency scoreboard is dependent on. This field is AND'd with the corresponding Scoreboard Mask field in the MEDIA_VFE_STATE command. Bit n (for n = 0...7): Scoreboard n is dependent, where bit 0 maps to n = 0.	
6..n	31:0	Inline Data Generic Mode: The format of this data is specified by software. Hardware does not interpret this data; it merely passes it to the kernel for processing. The total size for the inline data and indirect data must not exceed 112 registers.	



MFX_AVC_IMG_STATE

MFX_AVC_IMG_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_AVC_IMG_STATE
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	1h AVC_COMMON
		Format:	OpCode
1	23:21	SubOpcode A	
		Default Value:	0h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	0h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0Ch Excludes DWord (0,1)
		Format:	=n 00Eh, used for normal decode and encode mode000h, a special case to provide a dummy image state for stitch mode operation. In this case, fields in DW1 which is part of the dummy image state command are ignored by hardware.
	31:16	Reserved	
		Format:	MBZ
	15:0	Frame Size	



MFX_AVC_IMG_STATE

		<table border="1"><tr><td>Format:</td><td>U16-1 in MB unit</td></tr><tr><td colspan="2">The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.</td></tr></table>	Format:	U16-1 in MB unit	The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.												
Format:	U16-1 in MB unit																
The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.																	
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,16383]</td><td></td><td>representing Number of MBs [1,16384]</td></tr></tbody></table>	Value	Name	Description	[0,16383]		representing Number of MBs [1,16384]									
Value	Name	Description															
[0,16383]		representing Number of MBs [1,16384]															
2	31:24	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Format:</td><td>MBZ</td></tr><tr><td colspan="2">(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)</td></tr></table>	Reserved		Format:	MBZ	(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)										
Reserved																	
Format:	MBZ																
(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)																	
	23:16	<table border="1"><tr><td>Frame Height</td><td></td></tr><tr><td>Format:</td><td>U8-1 in MB unit</td></tr><tr><td colspan="2">It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.</td></tr><tr><td></td><td></td><td><table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table></td></tr></table>	Frame Height		Format:	U8-1 in MB unit	It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.				<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table>	Value	Name	Description	[0,255]		representing height [1,256]
Frame Height																	
Format:	U8-1 in MB unit																
It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.																	
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table>	Value	Name	Description	[0,255]		representing height [1,256]									
Value	Name	Description															
[0,255]		representing height [1,256]															
	15:8	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Format:</td><td>MBZ</td></tr><tr><td colspan="2">(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)</td></tr></table>	Reserved		Format:	MBZ	(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)										
Reserved																	
Format:	MBZ																
(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)																	
	7:0	<table border="1"><tr><td>Frame Width</td><td></td></tr><tr><td>Format:</td><td>U8-1 in MB unit</td></tr><tr><td colspan="2">It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived</td></tr></table>	Frame Width		Format:	U8-1 in MB unit	It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived										
Frame Width																	
Format:	U8-1 in MB unit																
It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived																	
		<table border="1"><tr><td>Format:</td><td>U16-1 in MB unit</td></tr><tr><td colspan="2">The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.</td></tr></table>	Format:	U16-1 in MB unit	The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.												
Format:	U16-1 in MB unit																
The value for FrameSizeInMBs must match the product of FrameWidthInMBs and FrameHeightInMBs.Max. Screen resolution is therefore limited to 256 x 256 in MB unit. It is enough to cover all the Profile-Level specified in the current HD-DVD specification. E.g., for 1920x1080, FrameSizeInMBs[15:0] = 8160 (1920/16 * 1088/16; rounded up 1080). This parameter is specified for Intel interface only, not present in the DXVA.																	
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,16383]</td><td></td><td>representing Number of MBs [1,16384]</td></tr></tbody></table>	Value	Name	Description	[0,16383]		representing Number of MBs [1,16384]									
Value	Name	Description															
[0,16383]		representing Number of MBs [1,16384]															
2	31:24	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Format:</td><td>MBZ</td></tr><tr><td colspan="2">(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)</td></tr></table>	Reserved		Format:	MBZ	(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)										
Reserved																	
Format:	MBZ																
(bit[31:24] must be zero to match the DXVA 16-bit definition for FrameHeightInMBsMinus1)																	
	23:16	<table border="1"><tr><td>Frame Height</td><td></td></tr><tr><td>Format:</td><td>U8-1 in MB unit</td></tr><tr><td colspan="2">It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.</td></tr><tr><td></td><td></td><td><table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table></td></tr></table>	Frame Height		Format:	U8-1 in MB unit	It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.				<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table>	Value	Name	Description	[0,255]		representing height [1,256]
Frame Height																	
Format:	U8-1 in MB unit																
It is set to the value of (FrameHeightInMBsMinus1+ 1). Since the max value for FrameHeightInMBs is 255, the max allowed value for FrameHeightInMBsMinus1 is only 254. The min value for FrameHeightInMBs is 1.Although the max. value that can be specified for FrameHeightInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameHeightInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived from FrameHeightInMBs = (2 - frame_mbs_only_flag) * PicHeightInMapUnits and PicHeightInMBs = FrameHeightInMBs / (1 + field_pic_flag) internally done. For MBAFF, PicHeightInMapUnits is in MB pair unit, so the bitstream sends only half frame height.																	
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing height [1,256]</td></tr></tbody></table>	Value	Name	Description	[0,255]		representing height [1,256]									
Value	Name	Description															
[0,255]		representing height [1,256]															
	15:8	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Format:</td><td>MBZ</td></tr><tr><td colspan="2">(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)</td></tr></table>	Reserved		Format:	MBZ	(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)										
Reserved																	
Format:	MBZ																
(bit[15:8] must be zero to match the DXVA 16-bit definition for FrameWidthInMBsMinus1)																	
	7:0	<table border="1"><tr><td>Frame Width</td><td></td></tr><tr><td>Format:</td><td>U8-1 in MB unit</td></tr><tr><td colspan="2">It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived</td></tr></table>	Frame Width		Format:	U8-1 in MB unit	It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived										
Frame Width																	
Format:	U8-1 in MB unit																
It is set to the value of (FrameWidthInMBsMinus1+ 1). Since the max value for FrameWidthInMBs is 255, the max allowed value for FrameWidthInMBsMinus1 is only 254. The min value for FrameWidthInMBs is 1.Although the max. value that can be specified for FrameWidthInMBs is 255 (in the current implementation), FrameWidthInMBs * FrameWidthInMBs must not exceed the max value of FrameSizeInMBs[14:0].e.g. for 1920x1080, FrameHeightInMBs[7:0] is equal to 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead).It is derived																	



MFX_AVC_IMG_STATE

		from FrameWidthInMbs = (2 - frame_mbs_only_flag) * PicWidthInMapUnits and PicWidthInMbs = FrameWidthInMbs / (1 + field_pic_flag) internally done. For MBAFF, PicWidthInMapUnits is in MB pair unit, so the bitstream sends only half frame width.									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>representing width [1,256]</td></tr></tbody></table>	Value	Name	Description	[0,255]		representing width [1,256]			
Value	Name	Description									
[0,255]		representing width [1,256]									
3	31:29	Reserved Format: MBZ (bit[31:29] must be zero to match the DXVA2 8-bit definition for InitQpChroma[1])									
	28:24	Second Chroma QP Offset Signed integer value. It should be in the range of -12 to +12 (according to AVC spec).It specifies the offset for determining QP Cr from QP Y. It is set to the upper 5 bits of the value of the syntax element (Chroma_qp_offset[9:0]) read from the current active PPS.Chroma_qp_offset [4:0] - chroma_qp_offset_bits (from the current active PPS)Chroma_qp_offset [9:5] - second_chroma_qp_offset_bits									
	23:21	Reserved Format: MBZ (bit[23:21] must be zero to match the DXVA2 8-bit definition for InitQpChroma[1])									
	20:16	First Chroma QP Offset Signed integer value. It should be in the range of -12 to +12 (according to AVC spec).It specifies the offset for determining QP Cb from QP Y. It is set to the lower 5 bits of the value of the syntax element (Chroma_qp_offset[9:0]) read from the current active PPS.Chroma_qp_offset [4:0] - chroma_qp_offset_bits (from the current active PPS)Chroma_qp_offset [9:5] - second_chroma_qp_offset_bits									
	15:14	Reserved Format: MBZ									
	13	Reserved Project: HSW Format: MBZ									
	12	Weighted_Pred_Flag Format: Enable (This field is defined differently from Gen6, Gen7 follows strictly DXVA2 AVC interface.) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable [Default]</td><td>specifies that weighted prediction is not used for P and SP slices</td></tr><tr><td>1</td><td>Enable</td><td>specifies that weighted prediction is used for P and SP slices</td></tr></tbody></table> Programming Notes	Value	Name	Description	0	Disable [Default]	specifies that weighted prediction is not used for P and SP slices	1	Enable	specifies that weighted prediction is used for P and SP slices
Value	Name	Description									
0	Disable [Default]	specifies that weighted prediction is not used for P and SP slices									
1	Enable	specifies that weighted prediction is used for P and SP slices									



MFX_AVC_IMG_STATE

		This field must set to '0' for B and I pictures.															
11:10	Weighted_BiPred_Idc (DevHSW follows strictly DXVA2 AVC interface.)	<table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>DEFAULT [Default]</td> <td>Specifies that the default weighted prediction is used for B slices</td> </tr> <tr> <td>1</td> <td>EXPLICIT</td> <td>Specifies that explicit weighted prediction is used for B slices</td> </tr> <tr> <td>2</td> <td>IMPLICIT</td> <td>Specifies that implicit weighted prediction is used for B slices.</td> </tr> <tr> <td>3</td> <td>Reserved</td> <td>Illegal value</td> </tr> </tbody> </table>	Value	Name	Description	0	DEFAULT [Default]	Specifies that the default weighted prediction is used for B slices	1	EXPLICIT	Specifies that explicit weighted prediction is used for B slices	2	IMPLICIT	Specifies that implicit weighted prediction is used for B slices.	3	Reserved	Illegal value
Value	Name	Description															
0	DEFAULT [Default]	Specifies that the default weighted prediction is used for B slices															
1	EXPLICIT	Specifies that explicit weighted prediction is used for B slices															
2	IMPLICIT	Specifies that implicit weighted prediction is used for B slices.															
3	Reserved	Illegal value															
Programming Notes																	
This field must set to 0 for P and I pictures.																	
9:8	ImgStruct - Image Structure, img_structure[1:0] The current encoding picture structure can only takes on 3 possible values	<table border="1" style="width: 100%;"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Frame Picture</td> </tr> <tr> <td>01b</td> <td>Top Field Picture</td> </tr> <tr> <td>11b</td> <td>Bottom Field Picture</td> </tr> <tr> <td>10b</td> <td>Invalid, not allowed.</td> </tr> </tbody> </table>	Value	Name	00b	Frame Picture	01b	Top Field Picture	11b	Bottom Field Picture	10b	Invalid, not allowed.					
Value	Name																
00b	Frame Picture																
01b	Top Field Picture																
11b	Bottom Field Picture																
10b	Invalid, not allowed.																
Programming Notes																	
img_structure[0] can be used as a flag to distinguish between frame and field structure. It must be consistent with the field_pic_flag setting in the Slice Header. This parameter is specified for Intel interface only, not present in the DXVA as a separate state (instead the img_structure[1] is embedded inside the DXVA picture definition).																	
7:0	Reserved	<table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ													
Format:	MBZ																
4	31:16	<p>MinFrameWSize</p> <table border="1" style="width: 100%;"> <tr> <td>Default Value:</td> <td>0h</td> </tr> <tr> <td>Format:</td> <td>U16</td> </tr> </table> <p>Minimum Frame Size [15:0] (in Word, 16-bit)(Encoder Only) Minimum Frame Size is specified to compensate for intel Rate Control Currently zero fill (no need to perform emulation byte insertion) is done only to the end of the CABAC_ZERO_WORD insertion (if any) at the last slice of a picture. Intel encoder parameter, not part of DXVA. The caller should always make sure that the value, represented by Minimum Frame Size, is always less than maximum frame size FrameBitRateMax (DWORD 10 bits 29:16). This field is reserved in Decode mode.</p>	Default Value:	0h	Format:	U16											
Default Value:	0h																
Format:	U16																



MFX_AVC_IMG_STATE

		The programmable range 0...2^18-1 When MinFrameWSizeUnits is 00. Programmable range is 0...2^20-1 when MinFrameWSizeUnits is 01. Programmable range is 0...2^26-1 when MinFrameWSizeUnits is 10. Programmable range is 0...2^32-1 when MinFrameWSizeUnits is 11.									
15	MbStatEnabled	<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Enable reading in MB status buffer (a.k.a. encoding stream-out buffer) Note: For multi-pass encoder, all passes except the first one need to set this value to 1. By setting the first pass to 0, it does save some memory bandwidth.</td></tr></table>	Format:	Enable	Enable reading in MB status buffer (a.k.a. encoding stream-out buffer) Note: For multi-pass encoder, all passes except the first one need to set this value to 1. By setting the first pass to 0, it does save some memory bandwidth.						
Format:	Enable										
Enable reading in MB status buffer (a.k.a. encoding stream-out buffer) Note: For multi-pass encoder, all passes except the first one need to set this value to 1. By setting the first pass to 0, it does save some memory bandwidth.											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>Disable Reading of Macroblock Status Buffer</td></tr><tr><td>1</td><td>Enable</td><td>Enable Reading of Macroblock Status Buffer</td></tr></tbody></table>	Value	Name	Description	0	Disable	Disable Reading of Macroblock Status Buffer	1	Enable	Enable Reading of Macroblock Status Buffer
Value	Name	Description									
0	Disable	Disable Reading of Macroblock Status Buffer									
1	Enable	Enable Reading of Macroblock Status Buffer									
14	LoadSlicePointerFlag	<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">LoadBitStreamPointerPerSlice (Encoder-only)To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.</td></tr></table>	Format:	Enable	LoadBitStreamPointerPerSlice (Encoder-only)To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.						
Format:	Enable										
LoadBitStreamPointerPerSlice (Encoder-only)To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>Load BitStream Pointer only once for the first slice of a frame</td></tr><tr><td>1</td><td>Enable</td><td>Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field</td></tr></tbody></table>	Value	Name	Description	0	Disable	Load BitStream Pointer only once for the first slice of a frame	1	Enable	Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field
Value	Name	Description									
0	Disable	Load BitStream Pointer only once for the first slice of a frame									
1	Enable	Load/reload BitStream Pointer only once for the each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field									
13	Reserved										
12	MvUnpackedFlag	MVUnPackedEnable (Encoder Only)This field is reserved in Decode mode. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>PACKED</td><td>use packed MV format (compliant to DXVA)</td></tr><tr><td>1</td><td>UNPACKED</td><td>use unpacked 8MV/32MV format only</td></tr></tbody></table>	Value	Name	Description	0	PACKED	use packed MV format (compliant to DXVA)	1	UNPACKED	use unpacked 8MV/32MV format only
Value	Name	Description									
0	PACKED	use packed MV format (compliant to DXVA)									
1	UNPACKED	use unpacked 8MV/32MV format only									
11:10	ChromaFormatIdc	Chroma Format IDC, ChromaFormatIdc[1:0]It specifies the sampling of chroma component (Cb, Cr) in the current picture as follows : <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td>monochrome picture</td><td>Desc</td></tr><tr><td>01b</td><td>4:2:0 picture</td><td>Desc</td></tr></tbody></table>	Value	Name	Description	00b	monochrome picture	Desc	01b	4:2:0 picture	Desc
Value	Name	Description									
00b	monochrome picture	Desc									
01b	4:2:0 picture	Desc									



MFX_AVC_IMG_STATE

		<table border="1"><tr><td>10b</td><td>4:2:2 picture (not supported)</td><td></td></tr><tr><td>11b</td><td>4:4:4 picture (not supported)</td><td></td></tr></table>	10b	4:2:2 picture (not supported)		11b	4:4:4 picture (not supported)							
10b	4:2:2 picture (not supported)													
11b	4:4:4 picture (not supported)													
Programming Notes														
It is set to the value of the syntax element read from the current active SPS. The corresponding Monochrome Flag (monochrome_flag) can be derived from this field.														
9	Reserved	Format: MBZ												
8	MbMvFormatFlag Use MB level MvFormat flag (Encoder Only)	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0</td><td>IGNORE</td><td>HW PAK ignore MvFormat in the MB data. When bit 12 == 0, all MBs use packed MV format When bit 12 == 1, each MB data must use unpacked MV format, 8MV when there is no minor MV involved, and 32MV if there are some minor MVs.</td><td></td></tr><tr><td>1</td><td>FOLLOW</td><td>HW PAK will follow MvFormat value set within each MB data.</td><td>HSW</td></tr></tbody></table>	Value	Name	Description	Project	0	IGNORE	HW PAK ignore MvFormat in the MB data. When bit 12 == 0, all MBs use packed MV format When bit 12 == 1, each MB data must use unpacked MV format, 8MV when there is no minor MV involved, and 32MV if there are some minor MVs.		1	FOLLOW	HW PAK will follow MvFormat value set within each MB data.	HSW
Value	Name	Description	Project											
0	IGNORE	HW PAK ignore MvFormat in the MB data. When bit 12 == 0, all MBs use packed MV format When bit 12 == 1, each MB data must use unpacked MV format, 8MV when there is no minor MV involved, and 32MV if there are some minor MVs.												
1	FOLLOW	HW PAK will follow MvFormat value set within each MB data.	HSW											
Programming Notes														
7	They must take one of the two values: the 8MV unpacked format (MvFormat =101b), and the 32MV unpacked format (MvFormat =110b). This bit can be set only when MvUnpackedFlag (bit 12 of this register) is set otherwise system could hang.													
	EntropyCodingFlag Entropy Coding Flag, entropy_coding_flag	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>CAVLC bit-serial encoding mode</td><td>Desc</td></tr><tr><td>1</td><td>CABAC bit-serial encoding mode.</td><td>Desc</td></tr></tbody></table>	Value	Name	Description	0	CAVLC bit-serial encoding mode	Desc	1	CABAC bit-serial encoding mode.	Desc			
Value	Name	Description												
0	CAVLC bit-serial encoding mode	Desc												
1	CABAC bit-serial encoding mode.	Desc												
6	Programming Notes													
	It specifies one of the two possible bit stream encoding modes in the AVC. It is set to the value of the syntax element read from the current active PPS.													
6	ImgDisposableFlag Current Img Disposable Flag or Non-Reference Picture Flag	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>REFERENCE</td><td>the current decoding picture may be used as a reference picture for others</td></tr><tr><td>1</td><td>DISPOSABLE</td><td>the current decoding picture is not used as a reference picture (e.g. a B-picture cannot be a reference picture for any</td></tr></tbody></table>	Value	Name	Description	0	REFERENCE	the current decoding picture may be used as a reference picture for others	1	DISPOSABLE	the current decoding picture is not used as a reference picture (e.g. a B-picture cannot be a reference picture for any			
Value	Name	Description												
0	REFERENCE	the current decoding picture may be used as a reference picture for others												
1	DISPOSABLE	the current decoding picture is not used as a reference picture (e.g. a B-picture cannot be a reference picture for any												



MFX_AVC_IMG_STATE

			subsequent decoding)									
Programming Notes												
It is derived from ImgDisposableFlag = (nal_ref_idc == 0). nal_ref_idc is a syntax element from a NAL unit. When this flag is set, no reference picture and DMV are written out. This field is only valid for VLD decoding mode.												
5	ConstrainedIPredFlag Constrained Intra Prediction Flag, constrained_ipred_flagIt is set to the value of the syntax element in the current active PPS.											
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>INTRA_AND_INTER</td><td>allows both intra and inter neighboring MB to be used in the intra-prediction encoding of the current MB.</td></tr><tr><td>1</td><td>INTRA_ONLY</td><td>allows only to use neighboring Intra MBs in the intra-prediction encoding of the current MB. If the neighbor is an inter MB, it is considered as not available.</td></tr></tbody></table>	Value	Name	Description	0	INTRA_AND_INTER	allows both intra and inter neighboring MB to be used in the intra-prediction encoding of the current MB.	1	INTRA_ONLY	allows only to use neighboring Intra MBs in the intra-prediction encoding of the current MB. If the neighbor is an inter MB, it is considered as not available.		
Value	Name	Description										
0	INTRA_AND_INTER	allows both intra and inter neighboring MB to be used in the intra-prediction encoding of the current MB.										
1	INTRA_ONLY	allows only to use neighboring Intra MBs in the intra-prediction encoding of the current MB. If the neighbor is an inter MB, it is considered as not available.										
4	Direct8x8InffFlag Direct 8x8 Inference Flag, direct_8x8_inference_flagIt is set to the value of the syntax element in the current active SPS. It specifies the derivation process for luma motion vectors in the Direct MV coding modes (B_Skip, B_Direct_16x16 and B_Direct_8x8). When frame_mbs_only_flag is equal to 0, direct_8x8_inference_flag shall be equal to 1. It must be consistent with the frame_mbs_only_flag and transform_8x8_mode_flag settings.											
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>SUBBLOCK</td><td>allows subpartitioning to go below 8x8 block size (i.e. 4x4, 8x4 or 4x8)</td></tr><tr><td>1</td><td>BLOCK</td><td>allows processing only at 8x8 block size. MB Info is stored for 8x8 block size.</td></tr></tbody></table>	Value	Name	Description	0	SUBBLOCK	allows subpartitioning to go below 8x8 block size (i.e. 4x4, 8x4 or 4x8)	1	BLOCK	allows processing only at 8x8 block size. MB Info is stored for 8x8 block size.		
Value	Name	Description										
0	SUBBLOCK	allows subpartitioning to go below 8x8 block size (i.e. 4x4, 8x4 or 4x8)										
1	BLOCK	allows processing only at 8x8 block size. MB Info is stored for 8x8 block size.										
3	Transform8x8Flag 8x8 IDCT Transform Mode Flag, trans8x8_mode_flagSpecifies 8x8 IDCT transform may be used in this pictureIt is set to the value of the syntax element in the current active PPS.											
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>4x4</td><td>no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present</td></tr><tr><td>1</td><td>8x8</td><td>8x8 Transform is allowed</td></tr></tbody></table>	Value	Name	Description	0	4x4	no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present	1	8x8	8x8 Transform is allowed		
Value	Name	Description										
0	4x4	no 8x8 IDCT Transform, only 4x4 IDCT transform blocks are present										
1	8x8	8x8 Transform is allowed										
2	FrameMbOnlyFlag Frame MB only flag, frame_mbs_only_flagIt is set to the value of the syntax element in the current active SPS.											
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>FALSE</td><td>not true ; effectively enables the possibility of MBAFF mode.</td></tr><tr><td>1</td><td>TRUE</td><td>true, only frame MBs can occur in this sequence, hence disallows the</td></tr></tbody></table>	Value	Name	Description	0	FALSE	not true ; effectively enables the possibility of MBAFF mode.	1	TRUE	true, only frame MBs can occur in this sequence, hence disallows the		
Value	Name	Description										
0	FALSE	not true ; effectively enables the possibility of MBAFF mode.										
1	TRUE	true, only frame MBs can occur in this sequence, hence disallows the										



MFX_AVC_IMG_STATE

		MBAFF mode and field picture.																				
	1	MbaffFlameFlag MBAFF mode is active, mbaff_frame_flag. It is derived from MbaffFrameFlag = (mb_adaptive_frame_field_flag && ! field_pic_flag). mb_adaptive_frame_field_flag is a syntax element in the current active SPS and field_pic_flag is a syntax element in the current Slice Header. They both are present only if frame_mbs_only_flag is 0. Although mbaff_frame_flag is a Slice Header parameter, its value is expected to be the same for all the slices of a picture. It must be consistent with the mb_adaptive_frame_field_flag, the field_pic_flag and the frame_mbs_only_flag settings. This bit is valid only when the img_structure[1:0] indicates the current picture is a frame. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>FALSE</td><td>not in MBAFF mode</td></tr><tr><td>1</td><td>TRUE</td><td>in MBAFF mode</td></tr></tbody></table>	Value	Name	Description	0	FALSE	not in MBAFF mode	1	TRUE	in MBAFF mode											
Value	Name	Description																				
0	FALSE	not in MBAFF mode																				
1	TRUE	in MBAFF mode																				
	0	FieldPicFlag Field picture flag, field_pic_flag, specifies the current slice is a coded field or not. It is set to the same value as the syntax element in the Slice Header. It must be consistent with the img_structure[1:0] and the frame_mbs_only_flag settings. Although field_pic_flag is a Slice Header parameter, its value is expected to be the same for all the slices of a picture. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>FRAME</td><td>a slice of a coded frame</td></tr><tr><td>1h</td><td>FIELD</td><td>a slice of a coded field</td></tr></tbody></table>	Value	Name	Description	0h	FRAME	a slice of a coded frame	1h	FIELD	a slice of a coded field											
Value	Name	Description																				
0h	FRAME	a slice of a coded frame																				
1h	FIELD	a slice of a coded field																				
5 [ExistsIf]Encode Only	31	Trellis Quantization Enabled (TQErb) <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>The TQE improves output video quality of AVC CABAC encoder by selecting quantized values for each non-zero coefficient so as to minimize the total R-D cost. This flag is only valid AVC CABAC mode. Otherwise, this flag should be disabled.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Use Normal</td><td></td></tr><tr><td>1h</td><td>Enable</td><td>Use Trellis quantization</td><td>DevHSW:GT3</td></tr></tbody></table>	Format:	Enable	Value	Name	Description	Project	0h	Disable	Use Normal		1h	Enable	Use Trellis quantization	DevHSW:GT3						
Format:	Enable																					
Value	Name	Description	Project																			
0h	Disable	Use Normal																				
1h	Enable	Use Trellis quantization	DevHSW:GT3																			
	30:28	Trellis Quantization Rounding (TQR) This rounding scheme is only applied to the quantized coefficients ranging from 0 to 1 when TQErb is set to 1 in AVC CABAC mode. One of the following values is added to quantized coefficients before truncating fractional part. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>000b</td><td></td><td>Add 1/8</td><td>DevHSW:GT3</td></tr><tr><td>001b</td><td></td><td>Add 2/8</td><td>DevHSW:GT3</td></tr><tr><td>010b</td><td></td><td>Add 3/8</td><td>DevHSW:GT3</td></tr><tr><td>011b</td><td></td><td>Add 4/8 (rounding 0.5)</td><td>DevHSW:GT3</td></tr></tbody></table>	Value	Name	Description	Project	000b		Add 1/8	DevHSW:GT3	001b		Add 2/8	DevHSW:GT3	010b		Add 3/8	DevHSW:GT3	011b		Add 4/8 (rounding 0.5)	DevHSW:GT3
Value	Name	Description	Project																			
000b		Add 1/8	DevHSW:GT3																			
001b		Add 2/8	DevHSW:GT3																			
010b		Add 3/8	DevHSW:GT3																			
011b		Add 4/8 (rounding 0.5)	DevHSW:GT3																			



MFX_AVC_IMG_STATE

		100b		Add 5/8	DevHSW:GT3
		101b		Add 6/8	DevHSW:GT3
		110b	Default	Add 7/8 (Default rounding 0.875)	DevHSW:GT3
	27	Trellis Quantization Chroma Disable (TQChromaDisable) This signal is used to disable chroma TQ. To enable TQ for both luma and chroma, TQErb=1, TQChromaDisable=0. To enable TQ only for luma, TQErb=1, TQChromaDisable=1.			
		Value	Name	Description	Project
		0h		Enable Trellis Quantization chroma	DevHSW:GT3
		1h	Default	Disable Trellis Quantization chroma	DevHSW:GT3
	26:21	Reserved			
		Project:		HSW	
		Format:		MBZ	
	20:17	Reserved			
		Format:		MBZ	
	16	NonFirstPassFlag This signals the current pass is not the first pass. It will imply designate HW behavior: e.g			
		Value	Name	Description	
		0h	Disable	Always use the MbQpY from initial PAK inline object for all passes of PAK	
		1h	Enable	Use MbQpY from stream-out buffer if MbRateCtrlFlag is set to 1	
	15:13	Reserved			
		Format:		MBZ	
	12	InterMbZeroCbpFlag - InterMB Force CBP to Zero Control Flag Inter MB Force CBP ZERO mask.			
		Project:		HSW	
		Value	Name	Description	
		0h	Disable	No Effect	
		1h	Enable	Zero out all A/C coefficients for the inter MB violating Inter Confirmance	
	11:10	MinFrameWSizeUnits This field is the Minimum Frame Size Units			
		Value	Name	Description	
		00b	compatibility mode	Minimum Frame Size is in old mode (words, 2bytes)	
		01b	16 byte	Minimum Frame Size is in 16bytes	
		10b	4Kb	Minimum Frame Size is in 4Kbytes	



MFX_AVC_IMG_STATE

		11b	16Kb	Minimum Frame Size is in 16Kbytes												
9	MbRateCtrlFlag - MB level Rate Control Enabling Flag MB Rate Control conformance mask															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th colspan="2">Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td colspan="2">Apply accumulative delta QP for consecutive passes on top of the macroblock QP values in inline data</td></tr><tr><td>1h</td><td>Enable</td><td colspan="2" rowspan="7">Apply RC QP delta to suggested QP values in Macroblock Status Buffer except the first pass.</td></tr></tbody></table>				Value	Name	Description		0h	Disable	Apply accumulative delta QP for consecutive passes on top of the macroblock QP values in inline data		1h	Enable	Apply RC QP delta to suggested QP values in Macroblock Status Buffer except the first pass.	
Value	Name	Description														
0h	Disable	Apply accumulative delta QP for consecutive passes on top of the macroblock QP values in inline data														
1h	Enable	Apply RC QP delta to suggested QP values in Macroblock Status Buffer except the first pass.														
	Programming Notes															
	This field is ignored when MacroblockStatEnable is disabled or MB level Rate control flag for the current MB is disable in Macroblock Status Buffer.															
8	Reserved															
	Format: MBZ															
7	Intra/InterMbIpcmFlag - ForceIPCMControlMask This field is to Force IPCM for Intra or Inter Macroblock size conformance mask.															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Do not change intra macroblocks even.</td><td>HSW</td></tr><tr><td>1h</td><td>Enable</td><td>Change intra macroblocks MB_type to IPCM.</td><td>HSW</td></tr></tbody></table>				Value	Name	Description	Project	0h	Disable	Do not change intra macroblocks even.	HSW	1h	Enable	Change intra macroblocks MB_type to IPCM.	HSW
Value	Name	Description	Project													
0h	Disable	Do not change intra macroblocks even.	HSW													
1h	Enable	Change intra macroblocks MB_type to IPCM.	HSW													
	Programming Notes															
	This field is ignored when MacroblockStatEnable is disabled or MB level Intra MB conformance flag for the current MB is disable in Macroblock Status Buffer.															
6:4	Reserved															
	Format: MBZ															
3	FrameSzUnderFlag - FrameBitRateMinReportMask This is a mask bit controlling if the condition of frame level bit count is less than FrameBitRateMin															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th></th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td><td></td></tr><tr><td>1h</td><td>Enable</td><td>set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.</td><td></td></tr></tbody></table>				Value	Name	Description		0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.		1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.	
Value	Name	Description														
0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.														
1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.														
2	FrameSzOverFlag - FrameBitRateMaxReportMask This is a mask bit controlling if the condition of frame level bit count exceeds FrameBitRateMax.															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th></th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td><td></td></tr></tbody></table>				Value	Name	Description		0	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.					
Value	Name	Description														
0	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.														



MFX_AVC_IMG_STATE

		1	Enable	Set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.			
	1	InterMbMaxBitFlag - InterMBMaxSizeReportMask					
		This is a mask bit controlling if the condition of any inter MB in the frame exceeds InterMBMaxSize.					
		Value	Name	Description			
		0	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.			
		1	Enable	Set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.			
	0	IntraMbMaxBitFlag - IntraMBMaxSizeReportMask					
		This is a mask bit controlling if the condition of any intra MB in the frame exceeds IntraMBMaxSize.					
		Value	Name	Description			
		0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.			
		1	Enable	set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.			
6	31:28	Reserved					
[ExistsIf]Encode Only	27:16	InterMbMaxSz					
		Format:		U12			
		This field, Inter MB Conformance Max size limit, indicates the allowed max bit count size for Inter MB					
	15:12	Reserved					
		Format:		MBZ			
7	11:0	IntraMbMaxSz					
		Exists If:		//Intra Only			
		Format:		U12			
		This field, Intra MB Conformance Max size limit, indicates the allowed max bit count size for Intra MB					
		All IPCM MBs should ignore this Max size limit.					
[ExistsIf]Encode Only	31:1	Reserved					
	0	Reserved					
		Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B				
		Format:	MBZ				



MFX_AVC_IMG_STATE

	0	VSL Top MB Trans8x8flag Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable [Default]</td><td>VSL will only fetch the current MB data.</td></tr><tr><td>1</td><td>Enable</td><td>When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.</td></tr></tbody></table>	Value	Name	Description	0	Disable [Default]	VSL will only fetch the current MB data.	1	Enable	When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.
Value	Name	Description									
0	Disable [Default]	VSL will only fetch the current MB data.									
1	Enable	When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.									
8 [ExistsIf]Encode Only	31:24	SliceDeltaQpMax[3] Format: S7 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for total bit-count above FrameBitRateMax - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame exceeds FrameBitRateMax but is within 1/8 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of (FrameBitRateMax, (FrameBitRateMax+FrameBitRateMaxDelta>>3)).									
	23:16	SliceDeltaQpMax[2] Format: U8 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/8 and below 1/4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/8 and 1/4 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta>>3), (FrameBitRateMax+ FrameBitRateMaxDelta>>2)).									
	15:8	SliceDeltaQpMax[1] Format: S7 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for bit-count above FrameBitRateMax - above1/ 4 and below 1/2 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/4 and 1/2 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta>>2), (FrameBitRateMax+ FrameBitRateMaxDelta>>1)).									
	7:0	SliceDeltaQpPMax[0] Format: S7									



MFX_AVC_IMG_STATE

		Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is above FrameBitRateMax by more than half the distance of FrameBitRateMaxDelta , i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta>>1), infinite).
9 [ExistsIf]Encode Only	31:24	SliceDeltaQpMin[3] Format: S7 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for total bit-count below FrameBitRateMin - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is less than FrameBitRateMin and greater than or equal to 1/8 the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta>>3), FrameBitRateMin].
	23:16	SliceDeltaQpMin[2] Format: S7 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for bit-count below FrameBitRateMin - below 1/8 and above 1/4This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between one-eighth and quarter the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta>>2), (FrameBitRateMin- FrameBitRateMinDelta>>3)].
	15:8	SliceDeltaQpMin[1] Format: S7 Range: [0:MAX_QP_DELTA] This field is the Slice level delta QP for bit-count below FrameBitRateMin- below 1/4 and above 1/2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between quarter and half the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta>>1), (FrameBitRateMin- FrameBitRateMinDelta>>2)].
	7:0	SliceDeltaQpMin[0] Format: S7 Range: [0:MAX_QP_DELTA]



MFX_AVC_IMG_STATE

		This field is the Slice Level Delta QP for bit-count below FrameBitRateMin - below 1/2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is below FrameBitRateMin by more than half the distance of FrameBitRateMinDelta , i.e., in the range of [0, (FrameBitRateMin- FrameBitRateMinDelta>>1).									
10 [ExistsIf]Encode Only	31	FrameBitrateMaxUnit This field is the Frame Bitrate Maximum Limit Units. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Byte</td><td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0</td></tr><tr><td>1</td><td>Kilo Byte</td><td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td></tr></tbody></table>	Value	Name	Description	0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0	1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0
Value	Name	Description									
0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0									
1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0									
	30	FrameBitrateMaxUnitMode This field is the Frame Bitrate Maximum Limit Units. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>compatibility mode</td><td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td></tr><tr><td>1h</td><td>New mode</td><td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td></tr></tbody></table>	Value	Name	Description	0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)
Value	Name	Description									
0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)									
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)									
	29:16	FrameBitRateMax This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count exceeds this value. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28 and 29 should be 0.. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0-512KB</td><td></td><td>The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.</td></tr><tr><td>0-8190KB</td><td></td><td>The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.</td></tr></tbody></table>	Value	Name	Description	0-512KB		The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.	0-8190KB		The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.
Value	Name	Description									
0-512KB		The programmable range is 0-512KB when FrameBitrateMaxUnit is 0.									
0-8190KB		The programmable range is 0-8190KB when FrameBitrateMaxUnit is 1.									
	15	FrameBitrateMinUnit This field is the Frame Bitrate Minimum Limit Units. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Byte</td><td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0</td></tr><tr><td>1</td><td>Kilo Byte</td><td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td></tr></tbody></table>	Value	Name	Description	0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0	1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0
Value	Name	Description									
0	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0									
1	Kilo Byte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0									
	14	FrameBitrateMinUnitMode									



MFX_AVC_IMG_STATE

		This field is the Frame Bitrate Minimum Limit Units.													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Compatibility mode</td><td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td></tr> <tr> <td>1h</td><td>New mode</td><td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td></tr> </tbody> </table>	Value	Name	Description	0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)				
Value	Name	Description													
0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)													
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)													
	13:0	<p>FrameBitRateMin RangeThe programmable range 0-512KB When FrameBitrateMinUnit is in 0.Programmable range is 0-8190 KB when FrameBitrateMinUnit is in 1.This field is the Frame Bitrate Minimum Limit ()This field along with FrameBitrateMinUnit determines minimum allowed bits in a Frame before Multi-Pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count is less than this value. When FrameBitrateMinUnitMode is 0 (compatibility mode) bits 0:11 should be used, bits 12 and 13 should be 0.</p>													
[ExistsIf]Encode Only	11	<p>Reserved</p>													
	31	<p>FrameBitRateMaxDelta</p> <table border="1"> <tr> <td>Format:</td><td>U15</td></tr> </table> <p>This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28, 29 and 30 should be 0.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0-1024KB</td><td></td><td>The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.</td></tr> <tr> <td>0-16380KB</td><td></td><td>The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.</td></tr> <tr> <td>0h</td><td>[Default]</td><td></td></tr> </tbody> </table>	Format:	U15	Value	Name	Description	0-1024KB		The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.	0-16380KB		The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.	0h	[Default]
Format:	U15														
Value	Name	Description													
0-1024KB		The Programmable range 0-1024KB when FrameBitRateMaxUnit is 0.													
0-16380KB		The Programmable range is 0-16380KB when FrameBitRateMaxUnit is 1.													
0h	[Default]														
15	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ												
Format:	MBZ														
14:0	<p>FrameBitRateMinDelta</p> <p>Range: The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.</p> <p>This field is used to select the slice delta QP when FrameBitRateMin Is exceeded. It shares the same FrameBitrateMinUnit. When FrameBitrateMinUnitMode is 0(compatibility mode) bits 0:11 should be used, bits 12, 13 and 14 should be 0.Note: HW requires the following condition FrameBitRateMinDelta <= 2*FrameBitRateMinMust be true, otherwise it may cause unpredicted behavior.</p>														
12	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ												
Format:	MBZ														
20	VMD Error Logic														



MFX_AVC_IMG_STATE

		Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th><th style="text-align: center; padding: 2px;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">0</td><td style="text-align: center; padding: 2px;">Disable [Default]</td><td style="padding: 2px;"></td></tr> <tr> <td style="text-align: center; padding: 2px;">1</td><td style="text-align: center; padding: 2px;">Enable</td><td style="padding: 2px;">Error Handling</td></tr> </tbody> </table>			Value	Name	Description	0	Disable [Default]		1	Enable	Error Handling
Value	Name	Description											
0	Disable [Default]												
1	Enable	Error Handling											
	20	Reserved											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B</td></tr> <tr> <td>Format:</td><td colspan="2">MBZ</td></tr> </table>			Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B		Format:	MBZ				
Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B												
Format:	MBZ												
	19	Reserved											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td><td colspan="2" style="width: 80%;">MBZ</td></tr> </table>			Format:	MBZ							
Format:	MBZ												
	18	VAD Error Logic											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Value</td><td>Name</td><td>Description</td></tr> </table>			Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)		Value	Name	Description			
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)												
Value	Name	Description											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">0</td><td style="width: 20%;">Enable [Default]</td><td style="width: 60%;">Error reporting ON in case of premature Slice done</td></tr> <tr> <td>1</td><td>Disable</td><td>CABAC Engine will auto decode the bitstream in case of premature slice done.</td></tr> </table>			0	Enable [Default]	Error reporting ON in case of premature Slice done	1	Disable	CABAC Engine will auto decode the bitstream in case of premature slice done.			
0	Enable [Default]	Error reporting ON in case of premature Slice done											
1	Disable	CABAC Engine will auto decode the bitstream in case of premature slice done.											
	17	Reserved											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table>			Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)							
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)												
	18:16	Reserved											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B</td></tr> <tr> <td>Format:</td><td colspan="2">MBZ</td></tr> </table>			Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B		Format:	MBZ				
Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B												
Format:	MBZ												
	16	MPEG2 OLDB Mode Select											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Exists If:</td><td colspan="2">//For VMDunit Only</td></tr> <tr> <td>Value</td><td>Name</td><td>Description</td></tr> </table>			Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)		Exists If:	//For VMDunit Only		Value	Name	Description
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)												
Exists If:	//For VMDunit Only												
Value	Name	Description											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">0</td><td style="width: 20%;">Disable</td><td style="width: 60%;">Set to Original OLDB Determination</td></tr> <tr> <td>1</td><td>Enable</td><td>Consider all MB as INTRA MB for OLDB Determination</td></tr> </table>			0	Disable	Set to Original OLDB Determination	1	Enable	Consider all MB as INTRA MB for OLDB Determination			
0	Disable	Set to Original OLDB Determination											
1	Enable	Consider all MB as INTRA MB for OLDB Determination											
	15:0	Reserved											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Format:</td><td colspan="2" style="width: 80%;">MBZ</td></tr> </table>			Format:	MBZ							
Format:	MBZ												
	13	Reserved											
	31:30	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">Project:</td><td colspan="2" style="width: 80%;">All</td></tr> <tr> <td>Format:</td><td colspan="2">MBZ</td></tr> </table>			Project:	All		Format:	MBZ				
Project:	All												
Format:	MBZ												
	29	Current Picture Has Performed MMC05											



MFX_AVC_IMG_STATE

		Set to 1 if the current Pic has performed the memory_management_control_operation = = 5.				
28:24	Number of Reference Frames	<p>Format: <input type="text"/> U5</p> <p>Range: Range 0 to MaxDpbSize (=16 for Level 4.1)</p> <p>Specifies the maximum number of reference frames (frames, field pairs, unpaired field) existed in the current DBP for decoding the current picture.</p>				
23:22	Reserved	<p>Format: <input type="text"/> MBZ</p>				
21:16	Number of Active Reference Pictures from L1	<p>Format: <input type="text"/> U6-1</p> <p>Specifies the initial maximum reference index value minus 1 to access the L1 Reference List. It is extracted from PPS. It corresponds to the number of active reference pictures from L1 to decode the current picture. It can be modified by the slice header if num_ref_idx_active_override_flag is set. Only valid for B picture.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,31]	
Value	Name					
[0,31]						
15:14	Reserved	<p>Format: <input type="text"/> MBZ</p>				
13:8	Number of Active Reference Pictures from L0	<p>Format: <input type="text"/> U6-1</p> <p>Specifies the initial maximum reference index value minus 1 to access the L0 Reference List. It is extracted from PPS. It corresponds to the number of active reference pictures from L0 to decode the current picture. It can be modified by the slice header if num_ref_idx_active_override_flag is set. Valid for both P and B pictures.</p> <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,31]</td> <td></td> </tr> </tbody> </table>	Value	Name	[0,31]	
Value	Name					
[0,31]						
7:0	Initial QP Value	<p>Format: <input type="text"/> S7</p> <p>Range: [-26,25]</p> <p>Initial QP value for a Slice, extracted from PPS. It may further get modified by slice_qp_delta in slice header and mb_qp_delta in MB header.</p>				
14 [ExistsIf] Short Format only	31:24	<p>Log2_max_pic_order_cnt_lsb_minus4</p> <p>Exists If: <input type="text"/> //Short Format Only</p> <p>It is a SPS syntax element, used to determine how many bits in the bitstream are used to represent pic_order_cnt_lsb syntax element in the slice header.Unsigned</p>				



MFX_AVC_IMG_STATE

23:16	Log2_max_frame_num_minus4
	Exists If: //Short Format Only
It is a SPS syntax element, used to determine how many bits in the bitstream are used to represent frame_num syntax element in the slice header.Unsigned.	
15	deblocking_filter_control_present_flag
	Exists If: //Short Format Only
It is a PPS syntax element, indicates if more deblocking filter control syntax elements are present in the slice header.	
14:12	num_slice_groups_minus1
	Exists If: //Short Format Only
BitField It is a PPS syntax element.Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.Desc	
11	redundant_pic_cnt_present_flag
	Exists If: //Short Format Only
It is a PPS syntax element.Use for Slice Header parsing only, to read-in redundant_pic_cnt, if any, but is not used by H/W, i.e. no support for redundant slice processing.	
10:8	slice_group_map_type
	Exists If: //Short Format Only
It is a PPS syntax element.Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.	
7:4	Reserved
	Format: MBZ
IDR flag is decoded from NAL Header Byte	
3:2	Pic_order_cnt_type
	Exists If: //Short Format Only
It is a SPS syntax element.Use for Slice Header parsing only.	
1	Delta_pic_order_always_zero_flag
	Exists If: //Short Format Only
It is a SPS syntax element.Use for Slice Header parsing only.	
0	Pic_order_present_flag



MFX_AVC_IMG_STATE

		<table border="1"> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> <tr> <td colspan="2">It is a PPS syntax element. Use for Slice Header parsing only.</td></tr> </table>	Exists If:	//Short Format Only	It is a PPS syntax element. Use for Slice Header parsing only.												
Exists If:	//Short Format Only																
It is a PPS syntax element. Use for Slice Header parsing only.																	
15 [ExistsIf] Short Format only	31:16	<p>Curr Pic Frame Num</p> <table border="1"> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Derived from Slice Header syntax element</td></tr> </table>	Exists If:	//Short Format Only	Format:	U16	Derived from Slice Header syntax element										
Exists If:	//Short Format Only																
Format:	U16																
Derived from Slice Header syntax element																	
15:0	<p>Slice Group Change Rate</p> <table border="1"> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> <tr> <td>Format:</td><td>U16-1</td></tr> <tr> <td colspan="2">It is a PPS syntax element Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.</td></tr> </table>	Exists If:	//Short Format Only	Format:	U16-1	It is a PPS syntax element Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.											
Exists If:	//Short Format Only																
Format:	U16-1																
It is a PPS syntax element Use for Slice Header parsing only, to read in slice_group_change_cycle, if any, but is not used by H/W, i.e. no slice group support.																	
16 [ExistsIf]: Short Format only	31	<p>Inter View Order Disable</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> <tr> <td colspan="2">It indicates how to append inter-view picture into initial sorted reference list. (due to ambiguity in the MVC Spec)</td></tr> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> <tr> <td>0h</td><td>Default [Default]</td><td>View Order Ascending</td></tr> <tr> <td>1h</td><td>Disable</td><td>View ID Ascending</td></tr> </table>	Project:	DevHSW+	Exists If:	//Short Format Only	It indicates how to append inter-view picture into initial sorted reference list. (due to ambiguity in the MVC Spec)		Value	Name	Description	0h	Default [Default]	View Order Ascending	1h	Disable	View ID Ascending
Project:	DevHSW+																
Exists If:	//Short Format Only																
It indicates how to append inter-view picture into initial sorted reference list. (due to ambiguity in the MVC Spec)																	
Value	Name	Description															
0h	Default [Default]	View Order Ascending															
1h	Disable	View ID Ascending															
30:22	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW+	Format:	MBZ												
Project:	DevHSW+																
Format:	MBZ																
21:18	<p>Max View IDXL1</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> <tr> <td colspan="2">It is a PPS syntax element corresponding to Anchor/Non-Anchor Reference List L1 It indicates the maximum number of inter-view picture for Reference List L1</td></tr> </table>	Project:	DevHSW+	Exists If:	//Short Format Only	It is a PPS syntax element corresponding to Anchor/Non-Anchor Reference List L1 It indicates the maximum number of inter-view picture for Reference List L1											
Project:	DevHSW+																
Exists If:	//Short Format Only																
It is a PPS syntax element corresponding to Anchor/Non-Anchor Reference List L1 It indicates the maximum number of inter-view picture for Reference List L1																	
17:16	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW+	Format:	MBZ												
Project:	DevHSW+																
Format:	MBZ																
15:12	<p>Max View IDXL0</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Exists If:</td><td>//Short Format Only</td></tr> </table>	Project:	DevHSW+	Exists If:	//Short Format Only												
Project:	DevHSW+																
Exists If:	//Short Format Only																



MFX_AVC_IMG_STATE

		Reference ListL0 It indicates the maximum number of inter-view picture for Reference List L0
11:10	Reserved	Project: DevHSW+ Format: MBZ
9:0	Current Frame View ID	Project: DevHSW+ Exists If: //Short Format Only It indicates the View ID of the current decoding frame



MEDIA_OBJECT_PRT

MEDIA_OBJECT_PRT								
DWord	Bit	Description						
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode						
	28:27	Pipeline Default Value: 2h Media Format: OpCode						
	26:24	Media Command Opcode Default Value: 1h MEDIA_OBJECT_PRT Format: OpCode						
	23:16	SubOpcode Default Value: 2h MEDIA_OBJECT_PRT SubOp Format: OpCode						
	15:0	DWord Length Project: HSW Format: =n Total Length - 2 Note: Regardless of the mode, inline data must be present in this command. The command size must fit within 16 dwords. <table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0Eh</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td></tr></tbody></table>	Value	Name	Description	0Eh	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
Value	Name	Description						
0Eh	DWORD_COUNT_n [Default]	Excludes DWord (0,1)						
1	31:6	Reserved						



MEDIA_OBJECT_PRT

		Format:	MBZ									
	5:0	Interface Descriptor Offset										
<table border="1" style="width: 100%;"> <tr> <td>Project:</td><td>DevHSW+</td></tr> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>				Project:	DevHSW+	Format:	U6					
Project:	DevHSW+											
Format:	U6											
2	31	Children Present										
<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Indicates that the root thread may send spawn messages to spawn child threads and/or synchronized root threads. If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched. If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals URB handle deference only when it receives a resource dereference message from the thread. In order avoid deadlock, such de-reference must be issued once and only once for each URB handle.</p>				Format:	Enable							
Format:	Enable											
	30:24	Reserved										
	23	PRT_Fence Needed										
<table border="1" style="width: 100%;"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field specifies that a PRT_Fence is generated after dispatching the thread associated with this MEDIA_OBJECT_PRT. The PRT_Fence prevents additional threads following this persistent root thread until a thread spawn message is sent. The PRT_Fence is generated on first dispatch of the persistent root, as well as on re-dispatches of the persistent root after context restore.</p>				Format:	Enable							
Format:	Enable											
	22	PRT_FenceType										
<p>This field specifies the type of fence the PRT thread uses. If this field is set to 0, the fence is set at the end of the root thread queue. It will block the dispatch of the next root thread, but allowed these root threads to be populated through VFE to the root thread queue in TS. If this field is set to 1, the fence is set at the entry of VFE, similar to the fence set by the MEDIA_STATE_FLUSH command. No more command can go into the media pipe until a thread spawn message is sent (by the PRT). This field is only valid when PRT_Fence Needed is set to 1. Otherwise, it is ignored by hardware.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 15%;">Value</th><th style="text-align: center; width: 40%;">Name</th><th style="text-align: center; width: 45%;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td style="text-align: center;">Root thread queue</td><td style="text-align: center;">Root thread queue fence</td></tr> <tr> <td style="text-align: center;">1h</td><td style="text-align: center;">VFE state flush</td><td style="text-align: center;">VFE state flush fence</td></tr> </tbody> </table>				Value	Name	Description	0h	Root thread queue	Root thread queue fence	1h	VFE state flush	VFE state flush fence
Value	Name	Description										
0h	Root thread queue	Root thread queue fence										
1h	VFE state flush	VFE state flush fence										
	21:0	Reserved										



MEDIA_OBJECT_PRT

		Format:	MBZ
3	31:0	Reserved	
4..15	31:0	Inline Data	Format: U32



MFX_AVC_DIRECTMODE_STATE

MFX_AVC_DIRECTMODE_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_SINGLE_DW
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	1h AVC
		Format:	OpCode
1	23:21	SubOpcodeA	
		Default Value:	0h MEDIA_
		Format:	OpCode
	20:16	SubOpcodeB	
		Default Value:	2h Desc
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
1	11:0	DWord Length	
		Default Value:	0043h Excludes DWord (0,1)
		Format:	=n Total Length - 2
	31:6	Direct MV Buffer Base Address for Picture 0 (current or reference top field)	
		Format:	GraphicsAddress[31:6]
		This field provides the base address of the DMV write buffer to store motion vectors decoded in the current picture (top field), which may be used later as a collocated motion information read	



MFX_AVC_DIRECTMODE_STATE

		buffer of the associated reference picture in decoding subsequent B-pictures that have MB coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. This buffer must be 64-byte cacheline aligned. The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). It is only valid if the current picture is a progressive frame, MbAff frame, or a top field. There are a total of 32 reference picture (previously decoded) Direct MV Buffers (0 to 31, not including the DMV write buffer 32 and 33 of the current picture) to read in the corresponding collocated DMV and motion information. For reference picture, these 32 DMV read Buffers can be indexed by the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx]. frame_Store_IDbit[0] (indicator for Top/Bottiom Field). For writing out motion information during the decoding of the current picture, all 34 DMV buffers can be addressed by [img_dec_fs_idc[4:0]<<1 + img_structure[1]].															
	5:4	Direct MV Buffer - Arbitration Priority Control This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td><td>Desc</td></tr><tr><td>01b</td><td>Second highest priority</td><td>Desc</td></tr><tr><td>10b</td><td>Third highest priority</td><td></td></tr><tr><td>11b</td><td>Lowest priority</td><td></td></tr></tbody></table> Programming Notes This field of Picture 0 DMV Buffer must always be programmed, regardless if this buffer is active or not, exist or not. H/W only reads this bit to determine the arbitration priority control for all 34 possible DMV buffers. This field is ignored in all the other DMV buffers 1 to 33.	Value	Name	Description	00b	Highest priority	Desc	01b	Second highest priority	Desc	10b	Third highest priority		11b	Lowest priority	
Value	Name	Description															
00b	Highest priority	Desc															
01b	Second highest priority	Desc															
10b	Third highest priority																
11b	Lowest priority																
	3:0	Direct MV Buffer - Memory Object Control State for Picture 0 <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> Specifies the memory object control state for this surface.	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE											
Project:	HSW																
Format:	MEMORY_OBJECT_CONTROL_STATE																
2	31:6	Direct MV Buffer Base Address for Picture 1 (current or reference bottom field) <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> This field provides the base address of the DMV read/write buffer for the current or reference picture (bottom field). It is paired with the DMV Buffer of Picture 0 for MB pair retrieval during read. It follows the same format specification as DMV buffer for Picture 0. It is only valid if the current picture is a bottom field. It is also valid	Format:	GraphicsAddress[31:6]													
Format:	GraphicsAddress[31:6]																
	5:4	Direct MV Buffer - Arbitration Priority Con <table border="1"><tr><td>Format:</td><td>U2</td></tr></table> This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification	Format:	U2													
Format:	U2																



MFX_AVC_DIRECTMODE_STATE

		bit[5:4] above.				
	3:0	Direct MV Buffer - Memory Object Control State for Picture 1 <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE
Project:	HSW					
Format:	MEMORY_OBJECT_CONTROL_STATE					
3..32	31:6	Direct MV Buffer Base Address for Reference Frame 2 to 31 <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>This field provides the base address of the DMV buffer for reference frame 2 to 31. They are needed if the current B-Picture has MBs coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. There are a total of 32 possible Direct MV Read Buffers (not including the current write buffer of the current picture) to read in the corresponding DMV. Each read buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). The adjacent DMV buffers are paired ([2 and 3], [4 and 5], [N and N+1], ..[30 and 31]).</p>	Format:	GraphicsAddress[31:6]		
Format:	GraphicsAddress[31:6]					
	5:4	Direct MV Buffer - Arbitration Priority Control <table border="1"><tr><td>Format:</td><td>U2</td></tr></table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.</p>	Format:	U2		
Format:	U2					
	3:0	Direct MV Buffer - Memory Object Control State for Reference Frame 2 to 31 <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE
Project:	HSW					
Format:	MEMORY_OBJECT_CONTROL_STATE					
33..34	31:6	Direct MV Buffer Base Addresses 32 and 33 (Write-Only Buffer), for Current Decoding Frame/Field <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:6]</td></tr></table> <p>This field provides the base address of the DMV write-only buffer for the current decoding frame/field. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned, i.e. the same as the above DMV read/write buffers. These 2 buffers can only be addressed by [img_dec_fs_idc[4:0]<<1 + img_structure[1]] for the current picture being decoded. Each write buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). DMV write buffer 32 is valid only if the current picture is a progressive frame, MbAff frame, or a top field. DMV write buffer 33 is valid only if the current picture is a bottom field.</p>	Format:	GraphicsAddress[31:6]		
Format:	GraphicsAddress[31:6]					



MFX_AVC_DIRECTMODE_STATE

	5:4	Direct MV Buffer 32 and 33 (Write-only Buffer) - Arbitration Priority Control Format: U2 This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.
	3:0	Direct MV Buffer 32 and 33 (Write-only Buffer) - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.
35..68	31:0	POC List, POCLList[34][31:0] Each POC value is a signed 32-bit number. One-to-one correspondence with the 34 Direct MV Buffer Address for Reference and Current Frames/Fields. There are 34 POC entries in the list. For reference picture, only the lower 32 POC [0-31] entries can be used, and POCLList[] is indexed by the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx]. frame_Store_IDbit[0] (indicator for Top/Bottiom Field). For current picture, all 34 POC entries [0-33] can be addressed by POCLList[img_dec_fs_idc[4:0]<<1 + img_structure[1]]. For frame-only mode, every other entry is skipped. For MBAFF and field-only picture, each entry is a field POC, and every two entries are paired.



MFX_AVC_DIRECTMODE_STATE

MFX_AVC_DIRECTMODE_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_SINGLE_DW Format: OpCode
	26:24	Media Command Opcode Default Value: 1h AVC_COMMON Format: OpCode
	23:21	SubOpcodeA Default Value: 0h Format: OpCode
	20:16	SubOpcodeB Default Value: 2h Format: OpCode
	15:12	Reserved Format: MBZ
	11:0	DWord Length Default Value: 0045h Excludes DWord (0,1) Format: =n Total Length - 2
	31:6	Direct MV Buffer Base Address for Picture 0 (In Frame) Format: GraphicsAddress[31:6]
	Note: This field is changed to one per frame (both top and bottom field share the same	



MFX_AVC_DIRECTMODE_STATE

		<p>Direct MV Buffer Base Address).</p> <p>This field provides the base address of the DMV write buffer to store motion vectors decoded in the current picture (top field), which may be used later as a collocated motion information read buffer of the associated reference picture in decoding subsequent B-pictures that have MB coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software.</p> <p>This buffer must be 64-byte cacheline aligned.</p> <p>The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution)</p> <p>It is only valid if the current picture is a progressive frame, MbAff frame, or a top field.</p> <p>There are a total of 32 reference picture (previously decoded) Direct MV Buffers (0 to 31, not including the DMV write buffer 32 and 33 of the current picture) to read in the corresponding collocated DMV and motion information.</p> <p>For reference picture, these 32 DMV read Buffers can be indexed by the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx]. frame_Store_IDbit[0] (indicator for Top/Bottiom Field).</p> <p>For writing out motion information during the decoding of the current picture, all 34 DMV buffers can be addressed by [img_dec_fs_idc[4:0]<<1 + img_structure[1]].</p>														
	5:4	<p>Direct MV Buffer - Arbitration Priority Control</p> <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr><tr><td colspan="2">This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></table> <p>Programming Notes</p> <p>This field of Picture 0 DMV Buffer must always be programmed, regardless if this buffer is active or not, exist or not. H/W only reads this bit to determine the arbitration priority control for all 34 possible DMV buffers. This field is ignored in all the other DMV buffers 1 to 33.</p>	Project:	DevHSW:ULT	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.		Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW:ULT															
This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.																
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	<p>Direct MV Buffer - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr></table>	Project:	DevHSW:ULT	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.									
Project:	DevHSW:ULT															
Format:	MEMORY_OBJECT_CONTROL_STATE															
Specifies the memory object control state for this surface.																
2 Project: DevHSW:ULT	31:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr></table>	Project:	DevHSW:ULT												
Project:	DevHSW:ULT															



MFX_AVC_DIRECTMODE_STATE

		Format: MBZ
3.32	63:48	Reserved Format: MBZ
	47:32	Reserved Project: DevHSW:ULT Format: MBZ
	31:6	Direct MV Buffer Base Address for Reference Frame 1 to 15 (In Frame) Format: GraphicsAddress[31:6] Note: This field is changed to one per frame (both top and bottom field shared the same Direct MV Buffer Base Address) This field provides the base address of the DMV buffer for reference frame 2 to 31. They are needed if the current B-Picture has MBs coded in direct mode. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. There are a total of 32 possible Direct MV Read Buffers (not including the current write buffer of the current picture) to read in the corresponding DMV. Each read buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). The adjacent DMV buffers are paired ([2 and 3], [4 and 5], [N and N+1], ..[30 and 31]).
	5:0	Reserved Format: MBZ Reserved for 64-bit address extension.
33 Project: DevHSW:ULT	31:0	Reserved Project: DevHSW:ULT Format: MBZ
34	31:6	Direct MV Buffer Base Address for Write (Write-Only Buffer)(in frame) Format: GraphicsAddress[31:6] This field provides the base address of the DMV write-only buffer for the current decoding frame/field. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned, i.e. the same as the above DMV read/write buffers. These 2 buffers can only be addressed by [img_dec_fs_idc[4:0]<<1 + img_structure[1]] for the current picture being decoded.



MFX_AVC_DIRECTMODE_STATE

		Each write buffer size is 557,056 bytes for 1 frame (the selected colPic). Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution).				
		DMV write buffer 32 is valid only if the current picture is a progressive frame, MbAff frame, or a top field. DMV write buffer 33 is valid only if the current picture is a bottom field.				
	5:4	Direct MV Buffer (Write-only Buffer) - Arbitration Priority Control <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr><tr><td>Format:</td><td>U2</td></tr></table> <p>This field is ignored in H/W, and assumes the same value as of Picture 0 DMV Buffer specification bit[5:4] above.</p>	Project:	DevHSW:ULT	Format:	U2
Project:	DevHSW:ULT					
Format:	U2					
	3:0	Direct MV Buffer (Write-only Buffer) - Memory Object Control State <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW:ULT	Format:	MEMORY_OBJECT_CONTROL_STATE
Project:	DevHSW:ULT					
Format:	MEMORY_OBJECT_CONTROL_STATE					
35..36 Project: DevHSW:ULT	31:0	Reserved <table border="1"><tr><td>Project:</td><td>DevHSW:ULT</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW:ULT	Format:	MBZ
Project:	DevHSW:ULT					
Format:	MBZ					
37..70	31:0	POC List, POCList[34][31:0] Each POC value is a signed 32-bit number. One-to-one correspondence with the 34 Direct MV Buffer Address for Reference and Current Frames/Fields There are 34 POC entries in the list. For reference picture, only the lower 32 POC [0-31] entries can be used, and POCList[] is indexed by the frame_store_ID[4:0], which is obtained from RefPicList L0/L1[RefPicIdx].frame_Store_IDbit[0] (indicator for Top/Bottiom Field). For current picture, all 34 POC entries [0-33] can be addressed by POCList[img_dec_fs_idc[4:0]<<1 + img_structure[1]]. For frame-only mode, every other entry is skipped. For MBAFF and field-only picture, each entry is a field POC, and every two entries are paired.				



MFX_AVC_SLICE_STATE

MFX_AVC_SLICE_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_AVC_SLICE_STATE Format: OpCode
	26:24	Command Opcode Default Value: 1h AVC Format: OpCode
	23:21	SubOpcodeA Default Value: 0h MFX_AVC_SLICE_STATE Format: OpCode
	20:16	Command SubOpcodeB Default Value: 3h MFX_AVC_SLICE_STATE Format: OpCode
	15:12	Reserved Format: MBZ
	11:0	DWord Length Default Value: 8h DWORD_COUNT_n Format: =n Excludes DWords 0,1
1	31:17	Reserved



MFX_AVC_SLICE_STATE

		Format:	MBZ										
	7:4	Reserved											
		Format:	MBZ										
	3:0	Slice Type It is set to the value of the syntax element read from the Slice Header.											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0000b</td> <td style="padding: 2px;">P Slice</td> </tr> <tr> <td style="padding: 2px;">0001b</td> <td style="padding: 2px;">B Slice</td> </tr> <tr> <td style="padding: 2px;">0010b</td> <td style="padding: 2px;">I Slice</td> </tr> <tr> <td style="padding: 2px;">0011b-1111b</td> <td style="padding: 2px;">Reserved</td> </tr> </tbody> </table>	Value	Name	0000b	P Slice	0001b	B Slice	0010b	I Slice	0011b-1111b	Reserved	
Value	Name												
0000b	P Slice												
0001b	B Slice												
0010b	I Slice												
0011b-1111b	Reserved												
		Programming Notes											
		Bits[3:2] must be 0											
2	31:30	Reserved											
		Format:	MBZ										
	29:24	Number of Reference Pictures in Inter-prediction List 1 This field is valid only for encoding a B Slice, for which it is expected to have at least one entry in the reference list L1; otherwise (if Slice Type is not a B Slice), this field must be set to 0. This field can be derived for a B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L1 = NumRefIdxActiveMinus1[1] + 1.	U6										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0-32</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Value	Name	0-32								
Value	Name												
0-32													
	23:22	Reserved											
		Format:	MBZ										
	21:16	Number of Reference Pictures in Inter-prediction List 0 This field is valid for encoding a P or B Slice, for which it is expected to have at least one entry in the reference list L0; otherwise (if Slice Type is not a P or B Slice), this field must be set to 0. This field can be derived for a P or B Slice from the Slice Header syntax element NumRefIdxActiveMinus1 as, Num_Ref_Idx_L0 = NumRefIdxActiveMinus1[0] + 1.	U6										
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0-32</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Value	Name	0-32								
Value	Name												
0-32													
	15:11	Reserved											
		Format:	MBZ										
	10:8	Log 2 Weight Denom Chroma											
		Format:	U3										



MFX_AVC_SLICE_STATE

		Value	Name		
0-7					
7:3 Reserved		Format:	MBZ		
2:0 Log 2 Weight Denom Luma		Format:	U3		
It is the base 2 logarithm of the denominator for all Luma weighting factors. It is set to the value of the syntax element read from the Slice Header Pred_Weight_Table().					
		Value	Name		
0-7					
3	31:30 Weighted Prediction Indicator	<p>This field indicates the Weighted Prediction mode for a P or B Slice. It is a combined field corresponding to the syntax element WeightedBiPredIdc or WeightedPredFlag read from the current active PPS.</p> <ul style="list-style-type: none">• If it is a B-Slice, these bits are interpreted as:<ul style="list-style-type: none">00b - Specifies the default weighted inter-prediction to be applied01b - Specifies the explicit weighted inter-prediction to be applied10b - Specifies the implicit weighted inter-prediction to be applied11b - Reserved (not allowed)• If it is a P Slice, these bits are interpreted as:<ul style="list-style-type: none">00b - Disables weighted inter-prediction (Default weighted)01b - Enables weighted inter-prediction (Explicit weighted)10b - 11b - Reserved			
Programming Notes					
<p>Only when in B Slice with Weighted_Pred_Idc = 1 (explicit weighted prediction), will there be a L1 and/or a L0 weight+offset tables being sent to the BSD unit through the Slice_State command.</p> <p>Only when in P Slice with Weighted_Pred_Idc = 1, will there be a L0 weight+offset table being sent to the BSD.</p>					
If Weighted_Pred_Idc != 1 for B Slice or Weighted_Pred_Idc =0 for P Slice, no Slice_State command should be issued to send these tables. If still being issued, the data is read but ignored.					



MFX AVC SLICE STATE

	DXVA specifies Weighted_Bipred and Weighted_Pred in frame-level state. However, these two flags are combined and specified in slice level for both P and B slice type.															
29	Direct Prediction Type Type of direct prediction used for B Slices. This field is valid only for Slice_Type = B Slice; otherwise, it must be set to 0. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Temporal</td></tr><tr><td>1</td><td>Spatial</td></tr></tbody></table>	Value	Name	0	Temporal	1	Spatial									
Value	Name															
0	Temporal															
1	Spatial															
28:27	Disable Deblocking Filter Indicator <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td></td><td>FilterInternalEdgesFlag is set equal to 1</td></tr><tr><td>01b</td><td></td><td>Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0</td></tr><tr><td>10b</td><td></td><td>Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1</td></tr><tr><td>11b</td><td>Reserved</td><td>Not defined in AVC</td></tr></tbody></table>	Value	Name	Description	00b		FilterInternalEdgesFlag is set equal to 1	01b		Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0	10b		Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1	11b	Reserved	Not defined in AVC
Value	Name	Description														
00b		FilterInternalEdgesFlag is set equal to 1														
01b		Disable all deblocking operation, no deblocking parameter syntax element is read; filterInternalEdgesFlag is set equal to 0														
10b		Macroblocks in different slices are considered not available; filterInternalEdgesFlag is set equal to 1														
11b	Reserved	Not defined in AVC														
26	Reserved Format: MBZ															
25:24	Cabac Init Idc[1:0] Specifies the index for determining the initialization table used in the context variable initialization process. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0-2</td><td></td></tr></tbody></table> Programming Notes Cabac initialization is also dependent on the field/frame picture type, Slice type, and the current SliceQP value.	Value	Name	0-2												
Value	Name															
0-2																
23:22	Reserved Format: MBZ															
21:16	Slice Quantization Parameter Quantization Parameter for current slice. Derived from PPS and slice_delta_qp syntax element in Slice Header. It is needed for CABAC context initialization and deblocking filter control. And it is also used as the starting QP value in the very first MB of a slice. It is in the range of unsigned integer 0 to 51, for 8-bit pixel bit-depth.															
15:12	Reserved Format: MBZ															
11:8	Slice Beta Offset Div2															



MFX AVC SLICE STATE

		<table border="1"><tr><td>Format:</td><td>S3 2's Complement</td></tr><tr><td>Range: [-6, 6] Inclusive</td><td></td></tr><tr><td colspan="2">Specifies the offset used in accessing the deblocking filter strength tables.</td></tr></table>	Format:	S3 2's Complement	Range: [-6, 6] Inclusive		Specifies the offset used in accessing the deblocking filter strength tables.			
Format:	S3 2's Complement									
Range: [-6, 6] Inclusive										
Specifies the offset used in accessing the deblocking filter strength tables.										
	7:4	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Format:	MBZ				
Reserved										
Format:	MBZ									
	3:0	<table border="1"><tr><td>Slice Alpha C0 Offset Div2</td><td></td></tr><tr><td>Format:</td><td>S3 2's Complement</td></tr><tr><td>Range: [-6, 6] Inclusive</td><td></td></tr><tr><td colspan="2">Specifies the offset used in accessing the deblocking filter strength tables.</td></tr></table>	Slice Alpha C0 Offset Div2		Format:	S3 2's Complement	Range: [-6, 6] Inclusive		Specifies the offset used in accessing the deblocking filter strength tables.	
Slice Alpha C0 Offset Div2										
Format:	S3 2's Complement									
Range: [-6, 6] Inclusive										
Specifies the offset used in accessing the deblocking filter strength tables.										
4	31:24	<table border="1"><tr><td>Slice Vertical Position</td></tr><tr><td>This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks.</td></tr><tr><td>The fields (Slice_MB_Start_Hor_Pos, Slice_MB_Start_Vert_Pos) are valid in VLD (decoding) mode only. They are ignored by hardware in decoding IT mode and encoding mode (whereas the position is provided by the per-macroblock object command).</td></tr><tr><td>Derived</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.</td></tr></table>	Slice Vertical Position	This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks.	The fields (Slice_MB_Start_Hor_Pos, Slice_MB_Start_Vert_Pos) are valid in VLD (decoding) mode only. They are ignored by hardware in decoding IT mode and encoding mode (whereas the position is provided by the per-macroblock object command).	Derived	Programming Notes		Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.	
Slice Vertical Position										
This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks.										
The fields (Slice_MB_Start_Hor_Pos, Slice_MB_Start_Vert_Pos) are valid in VLD (decoding) mode only. They are ignored by hardware in decoding IT mode and encoding mode (whereas the position is provided by the per-macroblock object command).										
Derived										
Programming Notes										
Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.										
	23:16	<table border="1"><tr><td>Slice Horizontal Position</td></tr><tr><td>This field specifies the position in x-direction of the first macroblock in the Slice in unit of macroblocks.</td></tr><tr><td>Derived</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.</td></tr></table>	Slice Horizontal Position	This field specifies the position in x-direction of the first macroblock in the Slice in unit of macroblocks.	Derived	Programming Notes		Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.		
Slice Horizontal Position										
This field specifies the position in x-direction of the first macroblock in the Slice in unit of macroblocks.										
Derived										
Programming Notes										
Error Handling: Driver needs to check if FirstMbY starts at 0 on the first slice of frame. If not, driver needs to add a phantom slice with FirstMbX and FirstMbY set to 0.										
	15	<table border="1"><tr><td>Reserved</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved	Format:	MBZ					
Reserved										
Format:	MBZ									
	14:0	<table border="1"><tr><td>Slice Start Mb Num</td></tr><tr><td>Exists If: //Decoder Only</td></tr><tr><td>The MB number (linear MB address in a picture) at the start of a Slice, it must match with the Slice Horizontal Position (Slice_MB_Start_Hor_Pos) and Vertical Position (Slice_MB_Start_Vert_Pos) in the picture.</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">In creating the Phantom Slice for error concealment, this field should set to the total number of MB in the current picture + 1.</td></tr></table>	Slice Start Mb Num	Exists If: //Decoder Only	The MB number (linear MB address in a picture) at the start of a Slice, it must match with the Slice Horizontal Position (Slice_MB_Start_Hor_Pos) and Vertical Position (Slice_MB_Start_Vert_Pos) in the picture.	Programming Notes		In creating the Phantom Slice for error concealment, this field should set to the total number of MB in the current picture + 1.		
Slice Start Mb Num										
Exists If: //Decoder Only										
The MB number (linear MB address in a picture) at the start of a Slice, it must match with the Slice Horizontal Position (Slice_MB_Start_Hor_Pos) and Vertical Position (Slice_MB_Start_Vert_Pos) in the picture.										
Programming Notes										
In creating the Phantom Slice for error concealment, this field should set to the total number of MB in the current picture + 1.										
5	31:24	Reserved								



MFX_AVC_SLICE_STATE

		Format:	MBZ															
	23:16	Next Slice Vertical Position This field specifies the position in y-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of picture (since y-direction is zero-based numbering).																
	15:8	Reserved Format:	MBZ															
	7:0	Next Slice Horizontal Position This field specifies the position in x-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to 0.																
6 Encoder Only	31	Rate Control Counter Enable To enable the accumulation of bit allocation for rate control This field enables hardware Rate Control logic. The rest of the RC control fields are only valid when this field is set to 1. Otherwise, hardware ignores these fields.	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable</td> </tr> <tr> <td>1</td> <td>Enable</td> </tr> </tbody> </table>	Value	Name	0	Disable	1	Enable									
Value	Name																	
0	Disable																	
1	Enable																	
	30	ResetRateControlCounter To reset the bit allocation accumulation counter to 0 to restart the rate control.	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Not Reset</td> </tr> <tr> <td>1</td> <td>Reset</td> </tr> </tbody> </table>	Value	Name	0	Not Reset	1	Reset									
Value	Name																	
0	Not Reset																	
1	Reset																	
	29:28	RC Trigger Mode	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Always Rate Control</td> <td>Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target</td> </tr> <tr> <td>01b</td> <td>Gentle Rate Control</td> <td>whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt</td> </tr> <tr> <td>10b</td> <td>Loose Rate Control</td> <td>whereas RC becomes active if sum_act > sum_max or sum_act < sum_min</td> </tr> <tr> <td>11b</td> <td>Reserved</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	00b	Always Rate Control	Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target	01b	Gentle Rate Control	whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt	10b	Loose Rate Control	whereas RC becomes active if sum_act > sum_max or sum_act < sum_min	11b	Reserved	
Value	Name	Description																
00b	Always Rate Control	Whereas RC becomes active if sum_act > sum_target or sum_act < sum_target																
01b	Gentle Rate Control	whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt																
10b	Loose Rate Control	whereas RC becomes active if sum_act > sum_max or sum_act < sum_min																
11b	Reserved																	
	27:24	RC Stable Tolerance Format:	U4 This field specifies the tolerance required to deactivate RC once it has been triggered.															
			<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>0-15</td> <td></td> </tr> </tbody> </table>	Value	Name	0-15												
Value	Name																	
0-15																		



MFX_AVC_SLICE_STATE

	23 RC Panic Enable If this field is set to 1, RC enters panic mode when sum_act > sum_max. RC Panic Type field controls what type of panic behavior is invoked. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable</td></tr></tbody></table>	Value	Name	0	Disable	1	Enable
Value	Name						
0	Disable						
1	Enable						
	22 RC Panic Type This field selects between two RC Panic methods <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>QP Panic</td></tr><tr><td>1</td><td>CBP Panic</td></tr></tbody></table> Programming Notes If it is set to 0, in panic mode, the macroblock QP is maxed out, setting to requested QP + QP_max_pos_mod. If it is set to 1, for an intra macroblock, AC CBPs are set to zero (note that DC CBPs are not modified). For inter macroblocks, AC and DC CBPs are forced to zero.	Value	Name	0	QP Panic	1	CBP Panic
Value	Name						
0	QP Panic						
1	CBP Panic						
	21 MB Type Direct Conversion Disable Exists If: //B-Slice For all Macroblock type conversions in different slices, refer to Section "Macroblock Type Conversion Rules" in the same volume. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Enable direct mode conversion</td></tr><tr><td>1</td><td>Disable direct mode conversion</td></tr></tbody></table> Programming Notes This field is zero for all other slices other than B-Slice.	Value	Name	0	Enable direct mode conversion	1	Disable direct mode conversion
Value	Name						
0	Enable direct mode conversion						
1	Disable direct mode conversion						
	20 MB Type Skip Conversion Disable Exists If: //P-Slice or B-Slice For all Macroblock type conversions in different slices, refer to Section "Macroblock Type Conversion Rules" in the same volume. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Enable skip type conversion</td></tr><tr><td>1</td><td>Disable skip type conversion</td></tr></tbody></table> Programming Notes This field is zero for all other slices other than P_Slice or B-Slice. \	Value	Name	0	Enable skip type conversion	1	Disable skip type conversion
Value	Name						
0	Enable skip type conversion						
1	Disable skip type conversion						
19	Is Last Slice						



MFX AVC SLICE STATE

		<p>It is used by the zero filling in the Minimum Frame Size test.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>1</td><td></td><td>Current slice is the last slice of a picture</td></tr> <tr> <td>0</td><td></td><td>Current slice is NOT the last slice of a picture</td></tr> </tbody> </table>	Value	Name	Description	1		Current slice is the last slice of a picture	0		Current slice is NOT the last slice of a picture
Value	Name	Description									
1		Current slice is the last slice of a picture									
0		Current slice is NOT the last slice of a picture									
18	Reserved										
17	Header Insertion Present in Bitstream	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>No header insertion into the output bitstream buffer, in front of the current slice encoded bits.</td></tr> <tr> <td>1</td><td></td><td>Header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.</td></tr> </tbody> </table>	Value	Name	Description	0		No header insertion into the output bitstream buffer, in front of the current slice encoded bits.	1		Header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.
Value	Name	Description									
0		No header insertion into the output bitstream buffer, in front of the current slice encoded bits.									
1		Header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.									
Programming Notes											
Note: In VDEnc mode, the slice header PAK object maximum size is 25 DWs.											
16	SliceData Insertion Present in Bitstream	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>No Slice Data insertion into the output bitstream buffer</td></tr> <tr> <td>1</td><td></td><td>Slice Data insertion into the output bitstream buffer is present.</td></tr> </tbody> </table>	Value	Name	Description	0		No Slice Data insertion into the output bitstream buffer	1		Slice Data insertion into the output bitstream buffer is present.
Value	Name	Description									
0		No Slice Data insertion into the output bitstream buffer									
1		Slice Data insertion into the output bitstream buffer is present.									
15	Tail Insertion Present in bitstream	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>No tail insertion into the output bitstream buffer, after the current slice encoded bits</td></tr> <tr> <td>1</td><td></td><td>Tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.</td></tr> </tbody> </table>	Value	Name	Description	0		No tail insertion into the output bitstream buffer, after the current slice encoded bits	1		Tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.
Value	Name	Description									
0		No tail insertion into the output bitstream buffer, after the current slice encoded bits									
1		Tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.									
14	Reserved	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ							
Format:	MBZ										
13	EmulationByteSliceInsertEnable	<p>To have PAK outputting SODB or EBSP to the output bitstream buffer</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>outputting RBSP</td></tr> <tr> <td>1</td><td></td><td>outputting EBSP</td></tr> </tbody> </table>	Value	Name	Description	0		outputting RBSP	1		outputting EBSP
Value	Name	Description									
0		outputting RBSP									
1		outputting EBSP									
12	CabacZeroWordInsertionEnable	<p>To pad the end of a SliceLayer RBSP to meet the encoded size requirement.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>No Cabac_Zero_Word Insertion</td></tr> <tr> <td>1</td><td></td><td>Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the</td></tr> </tbody> </table>	Value	Name	Description	0		No Cabac_Zero_Word Insertion	1		Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the
Value	Name	Description									
0		No Cabac_Zero_Word Insertion									
1		Allow internal Cabac_Zero_Word generation and append to the end of RBSP (effectively can be used as an indicator for last slice of a picture, if the									



MFX AVC SLICE STATE

			assumption is only the last slice of a picture needs to insert CABAC_ZERO_WORDS.				
	11:8	Reserved	<p>Format:</p> <p style="text-align: right;">MBZ</p>				
	7:4	Slice ID [3:0]	<p>To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP.</p>				
	3:2	Reserved	<p>Format:</p> <p style="text-align: right;">MBZ</p>				
	1:0	Stream ID [1:0]	<p>To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP.</p>				
Encoder Only	31:29	Reserved	<p>Format:</p> <p style="text-align: right;">MBZ</p>				
	28:0	Indirect PAK-BSE Data Start Address (Write)	<p>Exists If: //AVC Encode Mode</p> <p>This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address.</p> <p>It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes.</p> <p>For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0 - 512MB</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Value	Name	0 - 512MB	
Value	Name						
0 - 512MB							
Encoder Only	31:24	Magnitude of QP Max Negative Modifier	<p>Format:</p> <p style="text-align: right;">U8</p> <p>This field specifies the lower limit of the QP modifier.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0-51</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Value	Name	0-51	
Value	Name						
0-51							
23:16	Magnitude of QP Max Positive Modifier	<p>Format:</p> <p style="text-align: right;">U8</p> <p>This field specifies the upper limit of the QP modifier.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0 - 15</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>	Value	Name	0 - 15		
Value	Name						
0 - 15							
15:12	Shrink Param - Shrink Resistance	<p>Format:</p> <p style="text-align: right;">U4</p> <p>This field specifies the additional points added each time decreased correction is invoked.</p>					



MFX_AVC_SLICE_STATE

		Value	Name
		0 - 15	
	11:8	Shrink Param - Shrink Init	
		Format:	U4
		This field specifies the initial points required to trip decreased control.	
		Value	Name
		0 - 15	
	7:4	Grow Param - Grow Resistance	
		Format:	U4
		This field specifies the additional points added each time increased correction is invoked.	
		Value	Name
		0 - 15	
	3:0	Grow Param - Grow Init	
		Format:	U4
		This field specifies the initial points required to trip increased control.	
		Value	Name
		0 - 15	
9 Encoder Only	31	RoundInterEnable	
		Format:	Enable
		When this bit is not set, RoundInter defaults to 2.	
	30:28	RoundInter	
		Format:	U3
		Rounding precision for Inter quantized coefficients	
		Value	Name
		000b	+1/16 [Default]
		001b	+2/16
		010b	+3/16
		011b	+4/16
		100b	+5/16
		101b	+6/16
		110b	+7/16
		111b	+8/16
	27	RoundIntraEnable	
		Format:	Enable
		When this bit is not set, RoundIntra defaults to 4.	



MFX AVC SLICE STATE

	26:24	RoundIntra Format: U3 Rounding precision for Intra quantized coefficients																		
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>000b</td><td>+1/16 [Default]</td></tr><tr><td>001b</td><td>+2/16</td></tr><tr><td>010b</td><td>+3/16</td></tr><tr><td>011b</td><td>+4/16</td></tr><tr><td>100b</td><td>+5/16</td></tr><tr><td>101b</td><td>+6/16</td></tr><tr><td>110b</td><td>+7/16</td></tr><tr><td>111b</td><td>+8/16</td></tr></tbody></table>	Value	Name	000b	+1/16 [Default]	001b	+2/16	010b	+3/16	011b	+4/16	100b	+5/16	101b	+6/16	110b	+7/16	111b	+8/16
Value	Name																			
000b	+1/16 [Default]																			
001b	+2/16																			
010b	+3/16																			
011b	+4/16																			
100b	+5/16																			
101b	+6/16																			
110b	+7/16																			
111b	+8/16																			
	23:20	Correct 6 Format: U4 This field specifies the points used in the lowermost RC region when sum_act <= sum_min.																		
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0 - 15</td><td></td></tr></tbody></table>	Value	Name	0 - 15															
Value	Name																			
0 - 15																				
	19:16	Correct 5 Format: U4 This field specifies the points used in the fifth RC region when sum_act > sum_min but <= lower_midpt.																		
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0 - 15</td><td></td></tr></tbody></table>	Value	Name	0 - 15															
Value	Name																			
0 - 15																				
	15:12	Correct 4 Format: U4 This field specifies the points used in the fourth RC region when sum_act > lower_midpt but <= sum_target.																		
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0 - 15</td><td></td></tr></tbody></table>	Value	Name	0 - 15															
Value	Name																			
0 - 15																				
	11:8	Correct 3 Format: U4 This field specifies the points used in the third RC region when sum_act > sum_target but <= upper_midpt.																		
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0 - 15</td><td></td></tr></tbody></table>	Value	Name	0 - 15															
Value	Name																			
0 - 15																				
	7:4	Correct 2 Format: U4																		



MFX AVC SLICE STATE

		<p>This field specifies the points used in the second RC region when sum_act > upper_midpt but <= sum_max.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td><td></td></tr> </tbody> </table>	Value	Name	0 - 15																																																																				
Value	Name																																																																								
0 - 15																																																																									
	3:0	<p>Correct 1</p> <p>Format: <input style="width: 100px; border: 1px solid black; border-radius: 5px; padding: 2px 10px;" type="text"/> U4</p> <p>This field specifies the points used in the topmost RC region when sum_act > sum_max.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0 - 15</td><td></td></tr> </tbody> </table>	Value	Name	0 - 15																																																																				
Value	Name																																																																								
0 - 15																																																																									
Encoder Only	31:28	ClampValues - CV7																																																																							
	27:24	CV6																																																																							
	23:20	CV5																																																																							
	19:16	CV4																																																																							
	15:12	CV3																																																																							
	11:8	CV2																																																																							
	7:4	CV1																																																																							
	3:0	<p>CV0 - Clamp Value 0</p> <p>Format: <input style="width: 100px; border: 1px solid black; border-radius: 5px; padding: 2px 10px;" type="text"/> U4</p> <p>If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds $2^{CV0}-1$, they are replaced with $2^{CV0}-1$. For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma blocks\subblocks containing AC coefficients (blocks\subblocks with only DC coeffs will not be clamped).</p> <p>For 4x4 frame block, each coefficient is mapped to one of the eight CV values as following:</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="padding: 2px;">none</td><td style="padding: 2px;">CV7</td><td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td></tr> <tr> <td style="padding: 2px;">CV7</td><td style="padding: 2px;">CV6</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td></tr> <tr> <td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV1</td></tr> <tr> <td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV0</td></tr> </table> <p>For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:</p> <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td style="padding: 2px;">none</td><td style="padding: 2px;">none</td><td style="padding: 2px;">CV7</td><td style="padding: 2px;">CV6</td><td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td></tr> <tr> <td style="padding: 2px;">none</td><td style="padding: 2px;">CV7</td><td style="padding: 2px;">CV6</td><td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td></tr> <tr> <td style="padding: 2px;">CV7</td><td style="padding: 2px;">CV6</td><td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV2</td></tr> <tr> <td style="padding: 2px;">CV6</td><td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV1</td></tr> <tr> <td style="padding: 2px;">CV5</td><td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV1</td></tr> <tr> <td style="padding: 2px;">CV4</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV0</td></tr> <tr> <td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV3</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV2</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV1</td><td style="padding: 2px;">CV0</td><td style="padding: 2px;">CV0</td></tr> </table>	none	CV7	CV5	CV4	CV7	CV6	CV4	CV3	CV5	CV4	CV2	CV1	CV4	CV3	CV1	CV0	none	none	CV7	CV6	CV5	CV4	CV3	CV3	none	CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV3	CV3	CV2	CV2	CV1	CV1	CV0
none	CV7	CV5	CV4																																																																						
CV7	CV6	CV4	CV3																																																																						
CV5	CV4	CV2	CV1																																																																						
CV4	CV3	CV1	CV0																																																																						
none	none	CV7	CV6	CV5	CV4	CV3	CV3																																																																		
none	CV7	CV6	CV5	CV4	CV3	CV3	CV2																																																																		
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2																																																																		
CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1																																																																		
CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1																																																																		
CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0																																																																		
CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV0																																																																		



MFX AVC SLICE STATE

CV3	CV2	CV2	CV1	CV1	CV0	CV0	CV0
-----	-----	-----	-----	-----	-----	-----	-----

For 4x4 field block, each coefficient is mapped to one of the eight CV values as following:

none	CV6	CV3	CV1
CV7	CV6	CV3	CV1
CV5	CV4	CV2	CV0
CV5	CV4	CV2	CV0

For 8x8 field block, each coefficient is mapped to one of the eight CV values as following:

none	none	CV6	CV5	CV4	CV3	CV2	CV1
none	CV7	CV6	CV5	CV4	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV2	CV2	CV1
CV6	CV5	CV4	CV4	CV3	CV2	CV1	CV0
CV6	CV5	CV4	CV3	CV2	CV2	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0

Value	Name
0 - 15	



MEDIA_OBJECT_WALKER

MEDIA_OBJECT_WALKER			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h Media
		Format:	OpCode
23:16	26:24	Media Command Opcode	
		Default Value:	1h MEDIA_OBJECT_WALKER
		Format:	OpCode
	23:16	SubOpcode	
		Default Value:	03h MEDIA_OBJECT_WALKER SubOp
		Format:	OpCode
1	15:0	DWord Length	
		Default Value:	0Fh DWORD_COUNT_n
		Format:	=n Total Length - 2
		Note: If this field is greater than 15, it indicates that inline data is present. If present, inline data is common for all threads generated from this command. If this field is 15, it indicates that inline data is not present. It should be noted that unlike other media object command, inline data is optional for this command.	
1	31:8	Reserved	
	7:6	Reserved	
		Format:	Reserved
5:0	Interface Descriptor Offset		
		Project:	DevHSW+
		Format:	U6
	This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.		



MEDIA_OBJECT_WALKER

2	31	Children Present Format: Boolean Indicates that the root thread may send spawn messages to spawn child threads and/or synchronized root threads. If Children Present is not set, TS signals VFE to dereference the URB handle immediately after it receives acknowledgement from TD that the thread is dispatched. If Children Present is set, the URB handle is forwarded to the root thread and serves as the return URB handle for the root thread. TS does not signal deference at the time of dispatch. TS signals URB handle deference only when it receives a resource dereference message from the thread. <i>In order avoid deadlock, such dereference must be issued once and only once for each URB handle.</i>						
30:25		Reserved Format: MBZ						
24		Thread Synchronization This field when set indicates that the dispatch of the thread originated from this command is based on the "spawn root thread" message. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>No thread synchronization</td></tr><tr><td>1</td><td>Thread dispatch is synchronized by the 'spawn root thread' message</td></tr></tbody></table>	Value	Name	0	No thread synchronization	1	Thread dispatch is synchronized by the 'spawn root thread' message
Value	Name							
0	No thread synchronization							
1	Thread dispatch is synchronized by the 'spawn root thread' message							
23:22		Reserved Format: MBZ						
21		Use Scoreboard This field specifies whether the thread associated with this command uses hardware scoreboard. Only when this field is set, the scoreboard control fields in the VFE Dword are valid. If this field is cleared, the thread associated with this command bypasses hardware scoreboard. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Not using scoreboard</td></tr><tr><td>1</td><td>Using scoreboard</td></tr></tbody></table>	Value	Name	0	Not using scoreboard	1	Using scoreboard
Value	Name							
0	Not using scoreboard							
1	Using scoreboard							
20:17		Reserved Format: MBZ						
16:0		Indirect Data Length Format: U17 in bytes This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address. It must be DQWord (32-byte) aligned. As the indirect data are sent directly to URB, range is limited to 496 DW. When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than or equal to 63 (with both inline data length and indirect data length rounded up to 8-DW aligned).						
3	31:0	Indirect Data Start Address						



MEDIA_OBJECT_WALKER

		<table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table>	Format:	GraphicsAddress[31:0]							
Format:	GraphicsAddress[31:0]										
		<table border="1"><tr><th>Description</th><th>Project</th></tr><tr><td>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the Indirect Object Base Address. Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.</td><td></td></tr><tr><td>It is the DWord aligned address of the indirect data.</td><td>HSW</td></tr></table>	Description	Project	This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the Indirect Object Base Address . Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.		It is the DWord aligned address of the indirect data.	HSW			
Description	Project										
This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the Indirect Object Base Address . Hardware ignores this field if indirect data is not present. Alignment of this address depends on the mode of operation.											
It is the DWord aligned address of the indirect data.	HSW										
		<table border="1"><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>[0 - 512MB]</td><td></td><td>(Bits 31:29 MBZ)</td></tr></table>	Value	Name	Description	[0 - 512MB]		(Bits 31:29 MBZ)			
Value	Name	Description									
[0 - 512MB]		(Bits 31:29 MBZ)									
4	31:0	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ							
Format:	MBZ										
5	7:0	Scoreboard Mask <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>Each bit indicates the corresponding dependency scoreboard is dependent on. This field is AND'd with the corresponding Scoreboard Mask field in the MEDIA_VFE_STATE. All threads generated by this walker command share the same dynamic mask.</p> <p>Bit n (for n = 0...7): Scoreboard n is dependent, where bit 0 maps to n = 0.</p>	Format:	Boolean							
Format:	Boolean										
6	31	Dual Mode <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Boolean</td></tr></table> <table border="1"><tr><th>Programming Notes</th><th>Project</th></tr><tr><td>Dual mode should be used in products that have 2 half-slices.</td><td>DevHSW:GT2</td></tr></table>	Project:	HSW	Format:	Boolean	Programming Notes	Project	Dual mode should be used in products that have 2 half-slices.	DevHSW:GT2	
Project:	HSW										
Format:	Boolean										
Programming Notes	Project										
Dual mode should be used in products that have 2 half-slices.	DevHSW:GT2										
	30	Repel <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Boolean</td></tr></table> <table border="1"><tr><th>Programming Notes</th></tr><tr><td>Repel should not be combined with either Dual Mode or Quad Mode.</td></tr></table>	Project:	HSW	Format:	Boolean	Programming Notes	Repel should not be combined with either Dual Mode or Quad Mode.			
Project:	HSW										
Format:	Boolean										
Programming Notes											
Repel should not be combined with either Dual Mode or Quad Mode.											
	29	Quad Mode <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Boolean</td></tr></table> <table border="1"><tr><th>Programming Notes</th><th>Project</th></tr><tr><td>Quad mode should be used in products that have 4 half-slices.</td><td>DevHSW:GT3, DevHSW:GT4</td></tr></table>	Project:	HSW	Format:	Boolean	Programming Notes	Project	Quad mode should be used in products that have 4 half-slices.	DevHSW:GT3, DevHSW:GT4	
Project:	HSW										
Format:	Boolean										
Programming Notes	Project										
Quad mode should be used in products that have 4 half-slices.	DevHSW:GT3, DevHSW:GT4										



MEDIA_OBJECT_WALKER

	28	Reserved	Format:	MBZ
	27:24	Color Count Minus One	Format:	U4
		This field specifies the number of repeat of the inner most loop of the walker. Each repeated walk position is assigned with an incremental Color number. The Color number together with the X and Y position of the thread is used for dependency scoreboard control.		
		Usage Example: This allows multiple sets of dependency threads to be dispatched.		
	23:21	Reserved	Format:	MBZ
	20:16	Middle Loop Extra Steps	Format:	U5
	15:14	Reserved	Format:	MBZ
	13:12	Local Mid-Loop Unit Y	Format:	S1
	11:10	Reserved	Format:	MBZ
	9:8	Mid-Loop Unit X	Format:	S1
	7:0	Reserved	Format:	MBZ
7	31:26	Reserved	Format:	MBZ
	25:16	Global Loop Exec Count	Format:	U10
	15:10	Reserved	Format:	MBZ
	9:0	Local Loop Exec Count	Format:	U10
8	31:25	Reserved	Format:	MBZ
	24:16	Block Resolution Y	Format:	U9
		Vertical resolution of the local loop.		



MEDIA_OBJECT_WALKER

	15:9	Reserved Format: MBZ
	8:0	Block Resolution X Format: U9 Horizontal resolution of the local loop.
9	31:25	Reserved Format: MBZ
	24:16	Local Start Y Format: U9 Starting vertical position of the local loop.
	15:9	Reserved Format: MBZ
	8:0	Local Start X Format: U9 Starting horizontal position of the local loop.
10	31:25	Reserved Format: MBZ
	24:16	Reserved Project: DevHSW+ Format: MBZ
	15:9	Reserved Format: MBZ
	8:0	Reserved Project: DevHSW+ Format: MBZ
11	31:26	Reserved Format: MBZ
	25:16	Local Outer Loop Stride Y Format: S9 Vertical stride of the local outer loop, in 2's complement.
	15:10	Reserved Format: MBZ



MEDIA_OBJECT_WALKER

	9:0	Local Outer Loop Stride X Format: Horizontal stride of the local outer loop, in 2's complement.	S9
12	31:26	Reserved Format: 	MBZ
	25:16	Local Inner Loop Unit Y Format: Vertical stride of the local inner loop, in 2's complement.	S9
	15:10	Reserved Format: 	MBZ
	9:0	Local Inner Loop Unit X Format: Horizontal stride of the local inner loop, in 2's complement.	S9
13	31:25	Reserved Format: 	MBZ
	24:16	Global Resolution Y Format: Vertical resolution of the global loop.	U9
	15:9	Reserved Format: 	MBZ
	8:0	Global Resolution X Format: Horizontal resolution of the global loop.	U9
14	31:26	Reserved Format: 	MBZ
	25:16	Global Start Y Format: Starting vertical location of the global loop, in 2's complement.	S9
	15:10	Reserved Format: 	MBZ
	9:0	Global Start X Format: 	S9

MEDIA_OBJECT_WALKER

		Starting horizontal location of the global loop, in 2's complement.		
15	31:26	Reserved <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
25:16	Global Outer Loop Stride Y <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">S9</td> </tr> </table> <p>Vertical stride of the global outer loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
15:10	Reserved <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
9:0	Global Outer Loop Stride X <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">S9</td> </tr> </table> <p>Horizontal stride of the global outer loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
16	31:26	Reserved <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Format:	MBZ
Format:	MBZ			
25:16	Global Inner Loop Unit Y <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">S9</td> </tr> </table> <p>Vertical stride of the global inner loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
15:10	Reserved <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">MBZ</td> </tr> </table>	Format:	MBZ	
Format:	MBZ			
9:0	Global Inner Loop Unit X <table border="1" style="width: 100%;"> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px; text-align: right;">S9</td> </tr> </table> <p>Horizontal stride of the global inner loop, in 2's complement.</p>	Format:	S9	
Format:	S9			
17..n	31:0	Inline Data		



GPGPU_OBJECT

GPGPU_OBJECT								
DWord	Bit	Description						
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode						
	28:27	Pipeline Default Value: 2h Media Format: OpCode						
	26:24	Media Command Opcode Default Value: 1h GPGPU_OBJECT Format: OpCode						
	23:16	SubOpcode Default Value: 04h GPGPU_OBJECT SubOp Format: OpCode						
	15:9	Reserved Format: MBZ						
	8	Predicate Enable Format: Enable If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.						
	7:0	DWord Length Format: =n Total Length -2 There are 4 DW needed to specify the Thread Group ID and the execution mask. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>6h</td><td>DWORD_COUNT_n [Default]</td><td>Excludes DWord (0,1)</td></tr></tbody></table>	Value	Name	Description	6h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)
Value	Name	Description						
6h	DWORD_COUNT_n [Default]	Excludes DWord (0,1)						



GPGPU_OBJECT

1	31:8	Reserved								
		Shared Local Memory Fixed Offset								
		This bit, if set, specifies that the offset into the 64k Shared Local Memory for the current thread group is specified by software in the Shared Local Memory Offset field.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Thread Groups Offset</td><td>Offset to start of segment determined by hardware based on concurrently running thread groups.</td></tr> <tr> <td>1</td><td>Shared Local Memory Offset</td><td>Offset to start of the Shared Local Memory segment supplied in Shared Local Memory Offset</td></tr> </tbody> </table>	Value	Name	Description	0	Thread Groups Offset	Offset to start of segment determined by hardware based on concurrently running thread groups.	1	Shared Local Memory Offset
Value	Name	Description								
0	Thread Groups Offset	Offset to start of segment determined by hardware based on concurrently running thread groups.								
1	Shared Local Memory Offset	Offset to start of the Shared Local Memory segment supplied in Shared Local Memory Offset								
Reserved										
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ									
Interface Descriptor Offset										
<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>	Project:	HSW	Format:	U6						
Project:	HSW									
Format:	U6									
Shared Local Memory Offset										
<table border="1"> <tr> <td>Format:</td><td>U4</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>If the Shared Local Memory Fixed Offset is set, this field provides the offset to the start of the Shared Local Memory for this thread group. The value of this field is multiplied by 4k to get the starting address. All threads in the thread group must have the same value.</td><td></td></tr> <tr> <td>Offset must be aligned with Shared Local Memory Size of the thread group.</td><td>HSW</td></tr> <tr> <td>Offset must be aligned with Shared Local Memory Size of the thread group.</td><td>HSW</td></tr> </tbody> </table>	Format:	U4	Description	Project	If the Shared Local Memory Fixed Offset is set, this field provides the offset to the start of the Shared Local Memory for this thread group. The value of this field is multiplied by 4k to get the starting address. All threads in the thread group must have the same value.		Offset must be aligned with Shared Local Memory Size of the thread group.	HSW	Offset must be aligned with Shared Local Memory Size of the thread group.	HSW
Format:	U4									
Description	Project									
If the Shared Local Memory Fixed Offset is set, this field provides the offset to the start of the Shared Local Memory for this thread group. The value of this field is multiplied by 4k to get the starting address. All threads in the thread group must have the same value.										
Offset must be aligned with Shared Local Memory Size of the thread group.	HSW									
Offset must be aligned with Shared Local Memory Size of the thread group.	HSW									
27:25	Reserved									
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ									
24	End of Thread Group									
<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table> <p>This bit indicates that this dispatch is the last for the current thread group.</p>	Project:	HSW								
Project:	HSW									
23:20	Reserved									
<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ									
19	Slice Destination Select									
<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> </table> <p>This bit along with the half-slice destination select determines the slice that this thread must be</p>	Project:	HSW								
Project:	HSW									



GPGPU_OBJECT

		<p>sent to. This field must be 0 if the Half-Slice Destination Select = 00.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Slice 0</td><td></td></tr><tr><td>1</td><td>Slice 1</td><td>Cannot be used in products without a Slice 1</td></tr><tr><td>0</td><td>Either Slice (if Half-Slice Destination Select = 0)</td><td>Hardware will choose the half-slice based on load. If this is selected then the Half-Slice Destination Select must also specify "Either half-slice"</td></tr></tbody></table>	Value	Name	Description	0	Slice 0		1	Slice 1	Cannot be used in products without a Slice 1	0	Either Slice (if Half-Slice Destination Select = 0)	Hardware will choose the half-slice based on load. If this is selected then the Half-Slice Destination Select must also specify "Either half-slice"
Value	Name	Description												
0	Slice 0													
1	Slice 1	Cannot be used in products without a Slice 1												
0	Either Slice (if Half-Slice Destination Select = 0)	Hardware will choose the half-slice based on load. If this is selected then the Half-Slice Destination Select must also specify "Either half-slice"												
	18:17	<p>Half-Slice Destination Select</p> <p>This field selects the half slice that this thread must be sent to.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>10b</td><td>Half-Slice 1</td><td>Cannot be used in products without a Half-Slice 1.</td></tr><tr><td>01b</td><td>Half-Slice 0</td><td></td></tr><tr><td>00b</td><td>Either Half-Slice</td><td>Hardware will choose the slice based on load. [DevHSW] If this is selected then the Slice Destination Select must also specify "Either half-slice"</td></tr></tbody></table>	Value	Name	Description	10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.	01b	Half-Slice 0		00b	Either Half-Slice	Hardware will choose the slice based on load. [DevHSW] If this is selected then the Slice Destination Select must also specify "Either half-slice"
Value	Name	Description												
10b	Half-Slice 1	Cannot be used in products without a Half-Slice 1.												
01b	Half-Slice 0													
00b	Either Half-Slice	Hardware will choose the slice based on load. [DevHSW] If this is selected then the Slice Destination Select must also specify "Either half-slice"												
	16:0	<p>Indirect Data Length</p> <table border="1"><tr><td>Format:</td><td>U17 in bytes</td></tr></table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. Thread IDs</p> <p>This field must have the same alignment as the Indirect Object Data Start Address. It must be DQWord (32-byte) aligned. As the indirect data are sent directly to URB, range is limited to 496 DW. When both inline and indirect data are fetched for this command, the total size in 8-DW registers must be less than or equal to 63 (with both inline data length and indirect data length rounded up to 8-DW aligned).</p>	Format:	U17 in bytes										
Format:	U17 in bytes													
3	31:0	<p>Indirect Data Start Address</p> <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>This field specifies the Graphics Memory starting address of the data to be loaded into the kernel for processing. This pointer is relative to the Indirect Object Base Address.</p> <p>Hardware ignores this field if indirect data is not present.</p> <p>The start address is a 64-byte aligned address. (Bits 31:29 MBZ)</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,512MB)</td><td></td></tr></tbody></table>	Format:	GraphicsAddress[31:0]	Value	Name	[0,512MB)							
Format:	GraphicsAddress[31:0]													
Value	Name													
[0,512MB)														
4	31:0	<p>Thread Group ID X</p> <p>This is the X coordinate of the group id.</p>												
5	31:0	<p>Thread Group ID Y</p> <p>This is the Y coordinate of the group id for all channels generated by this command.</p>												
6	31:0	<p>Thread Group ID Z</p>												



GPGPU_OBJECT		
		This is the Z coordinate of the thread group id.
7	31:0	Execution Mask Format: Must Be All Ones Must be 0xFFFFFFFF This provides a bit per channel enable for the SIMD32 dispatch. The LSB of the Mask enables the execution of SIMD32 channel 0; the remaining bits enable the corresponding channel numbers. SIMD16 and SIMD8 dispatches should use the LSB bits of the mask. Any disabled channel will not read or write data to memory.



MFX_AVC_REF_IDX_STATE

MFX_AVC_REF_IDX_STATE		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
<p>This is a slice level command and can be issued multiple times within a picture that is comprised of multiple slices. The same command is used for AVC encoder (PAK mode) and decoder (VLD mode); it is not need in decoder IT mode.</p> <p>The inline data of this command is interpreted differently for encoder as for decoder. For decoder, it is interpreted as RefIdx List L0/L1 as in AVC spec., and it matches with the DXVA2 AVC API data structure for decoder in VLD mode : RefPicList[2][32] (L0:L1, 0:31 RefPic). But for encoder, it is interpreted as a Reference Index Mapping Table for L0 and L1 reference pictures. For packing the bits at the output of PAK, the syntax elements must follow the definition of RefIdxL0/L1 list according to the AVC spec. However, the decoder pipeline was designed to use a variation of that standard definition, as such a conversion (mapping) is needed to support the hardware design.</p> <p>The Reference lists are needed in processing both P and B slice in AVC codec. For P-MB, only L0 list is used; for B-MB both L0 and L1 lists are needed. For a B-MB that is coded in L1-only Prediction, only L1 list is used.</p>		
<h4>Programming Notes</h4> <p>DXVA2 specifies that an application will create the RefPicList L0 and L1 and pass onto the driver. The content of each entry of RefPicList L0/L1[] is a 7-bit picture index. This picture index is the same as that of RefFrameList[] content. This picture index, however, is not defined the same as the frame store ID (0 to 16, 5-bits) we have implemented in H/W. Hence, driver is required to manage a table to convert between DXVA2 picture index and intel frame store ID. As such, the final RefPicList L0/L1[] that the driver passes onto the H/W is not the same as that defined in the DXVA2.</p>		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h MFX_AVC_REF_IDX_STATE
		Format: OpCode
26:24	26:24	Command Opcode
		Default Value: 1h AVC
		Format: OpCode
23:21	23:21	SubOpcodeA
		Default Value: 0h MFX_AVC_REF_IDX_STATE



MFX AVC REF IDX STATE

		Format:	OpCode									
20:16	SubOpcodeB											
	Default Value:	4h MFX_AVC_REF_IDX_STATE										
	Format:	OpCode										
15:12	Reserved	Format:	MBZ									
11:0	DWord Length											
	Default Value:	0008h										
	Format:	=n										
	Excludes DWords 0,1											
1	31:1	Reserved	Format: MBZ									
	0	RefPicList Select	<p>Num_ref_idx_l1_active is resulted from the specifications in both PPS and Slice Header for the current slice. However, since the full reference list L0 and/or L1 are always sent, only present flags are specified instead.</p> <p>This parameter is specified for Intel interface only, not present in the DXVA.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>RefPicList 0</td> <td>The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)</td> </tr> <tr> <td>1</td> <td>RefPicList1</td> <td>The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)</td> </tr> </tbody> </table>	Value	Name	Description	0	RefPicList 0	The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)	1	RefPicList1	The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)
Value	Name	Description										
0	RefPicList 0	The list that followed represents RefList L0 (Decoder VLD mode) or Ref Idx Mapping Table L0 (Encoder PAK mode)										
1	RefPicList1	The list that followed represents RefList L1 (Decoder VLD mode) or Ref Idx Mapping Table L1 (Encoder PAK mode)										
2..9	31:0	Reference List Entry	<p>This set of fields is always present whenever this command is issued.</p> <p>It always specifies the full 32 reference pictures in the selected list, regardless they are "existing picture" or not. If a picture is non-existing, the corresponding entry should be set to all ones.</p> <p>Each list entry is 1 byte. A 32-bit DW can hold 4 list entries in the following format</p> <ul style="list-style-type: none"> • 31:24 entry X+3 (e.g. listY_3) • 23:16 entry X+2 (e.g. listY_2) • 15:8 entry X+1 (e.g. listY_1) • 									



MFX_AVC_REF_IDX_STATE

7:0 entry X (e.g. listY_0)

X is replaced by the paddr[2:0] * 4 ; paddr[5:0] with 0x20 and 0x27, and Y is replaced by 0 or 1.
The byte definition for a reference picture :

- Bit 7 : Non-Existing - indicates that frame store index that should have been at this entry did not exist and was replaced by an index 0 (a valid entry) for error concealment
- Bit 6 : Long term bit - set this reference picture to be used as long term reference
- Bit 5 : Field picture flag - indicates frame/field
- Bit 4:0 : Frame store index or Frame Store ID (Bit 4:1 is used to form the binding table index in intel implementation)

This is the final Reference List L0 or L1 after any reordering specified in the Slice Header as well as modified by the driver, and its indices values are all translated to the intel specification.

If the reference picture is a frame (Bit5 = 1), frame store ID is always an even number.

This list is used in outputting MV information by the BSD unit in VLD mode. DMV access also reads and writes Mvlist0 using this frame store ID.

If this set of fields is interpreted as Reference Index Mapping Table L0/L1, the same field alignment is followed, i.e. 4 mapping entries per DW. Each mapping entry is one byte in size, but only the least significant 5 bits [4:0] is relevant. Driver should zero all the upper bits [7:5] for each entry.



GPGPU_WALKER

GPGPU_WALKER		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h Media
		Format: OpCode
26:24	Media Command Opcode	
		Default Value: 1h GPGPU_WALKER
23:16	SubOpcode A	
		Default Value: 05h GPGPU_WALKER SubOp
		Format: OpCode
15:11	Reserved	
		Format: MBZ
10	Indirect Parameter Enable	
		Format: Enable
	If set, the values in DW 4, 6, 8 are ignored and replaced by the current values of the corresponding GPGPU_xxx MMIO registers:	
		<ul style="list-style-type: none">• GPGPU_DISPATCHDIMX (instead of DW4)• GPGPU_DISPATCHDIMY (instead of DW6)•



GPGPU_WALKER

		GPGPU_DISPATCHDIMZ (instead of DW8)												
	9	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	8	<p>Predicate Enable</p> <table border="1"> <tr> <td>Format:</td> <td>Enable</td> </tr> </table> <p>If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.</p>	Format:	Enable										
Format:	Enable													
	7:0	<p>DWord Length</p> <table border="1"> <tr> <td>Format:</td> <td>=n Total Length - 2</td> </tr> </table> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>9h</td> <td>DWORD_COUNT_n [Default]</td> <td>Allowed value is 9</td> </tr> </tbody> </table>	Format:	=n Total Length - 2	Value	Name	Description	9h	DWORD_COUNT_n [Default]	Allowed value is 9				
Format:	=n Total Length - 2													
Value	Name	Description												
9h	DWORD_COUNT_n [Default]	Allowed value is 9												
1	31:8	Reserved												
	7:6	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	5:0	<p>Interface Descriptor Offset</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW+</td> </tr> <tr> <td>Format:</td> <td>U6</td> </tr> </table> <p>This field specifies the offset from the interface descriptor base pointer to the interface descriptor which will be applied to this object. It is specified in units of interface descriptors.</p>	Project:	DevHSW+	Format:	U6								
Project:	DevHSW+													
Format:	U6													
2	31:30	<p>SIMD Size</p> <p>This field determines the size of the payload and the number of bits of the execution mask that are expected. The kernel pointed to by the interface descriptor should match the SIMD declared here.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>SIMD8</td> <td>8 LSBs of the execution mask are used</td> </tr> <tr> <td>1</td> <td>SIMD16</td> <td>16 LSBs used in execution mask</td> </tr> <tr> <td>2</td> <td>SIMD32</td> <td>32 bits of execution mask used</td> </tr> </tbody> </table>	Value	Name	Description	0	SIMD8	8 LSBs of the execution mask are used	1	SIMD16	16 LSBs used in execution mask	2	SIMD32	32 bits of execution mask used
Value	Name	Description												
0	SIMD8	8 LSBs of the execution mask are used												
1	SIMD16	16 LSBs used in execution mask												
2	SIMD32	32 bits of execution mask used												
	29:22	Reserved												
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	21:16	<p>Thread Depth Counter Maximum</p> <p>The maximum value of the thread depth counter. Since the counter starts at 0, the depth is this</p>												



GPGPU_WALKER

		value + 1. (Thread_Depth_Max+1)*(Thread_Height_Max+1)*(Thread_Width_Max+1) must equal Number of Threads in GPGPU Thread Group in the Interface Descriptor.
15:14	Reserved	Format: MBZ
13:8	Thread Height Counter Maximum	The maximum value of the thread height counter. The height is this value + 1.
7:6	Reserved	Format: MBZ
5:0	Thread Width Counter Maximum	The maximum value of the thread width counter. The height is this value + 1.
3	Thread Group ID Starting X	This is the initial value of the X component of the thread group. When X reaches the maximum value it rolls around to 0, not to this value.
4	Thread Group ID X Dimension	The X dimension of the thread group (maximum X is dimension -1)
5	Thread Group ID Starting Y	This is the initial value of the Y component of the thread group. When Y reaches the maximum value it rolls around to 0, not to this value.
6	Thread Group ID Y Dimension	The Y dimension of the thread group (maximum Y is dimension -1)
7	Thread Group ID Starting Z	This is the initial value of the Z component of the thread group
8	Thread Group ID Z Dimension	The Z dimension of the thread group (maximum Z is dimension -1)
9	Right Execution Mask	Format: Must Be All Ones Must be 0xFFFFFFFF
10	Bottom Execution Mask	Format: Must Be All Ones Must be 0xFFFFFFFF



MFX_AVC_WEIGHTOFFSET_STATE

MFX_AVC_WEIGHTOFFSET_STATE		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h MFX_AVC_WEIGHTOFFSET_STATE
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 1h AVC_COMMON
		Format: OpCode
23:21	SubOpcode A	
		Default Value: 0h
20:16	SubOpcode B	
		Default Value: 5h
15:12	Reserved	
		Format: MBZ
11:0	DWord Length	
		Default Value: 60h Excludes DWord (0,1)



MFX_AVC_WEIGHTOFFSET_STATE

		Format: =n Total Length - 2									
1	31:1	Reserved Format: MBZ									
	0	Weight and Offset Select It must be set in consistent with the WeightedPredFlag and WeightedBiPredIdc in the Img_State command. This parameter is specified for Intel interface only, not present in the DXVA. For implicit even though only one entry may be used, still loading the whole 32-entry table. <table border="1" style="width: 100%;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>Weight and Offset L0 table</td> <td>The list that followed is associated with the weight and offset for RefPicList L0</td> </tr> <tr> <td style="text-align: center;">1</td> <td>Weight and Offset L1 table</td> <td>The list that followed is associated with the weight and offset for RefPicList L1</td> </tr> </tbody> </table>	Value	Name	Description	0	Weight and Offset L0 table	The list that followed is associated with the weight and offset for RefPicList L0	1	Weight and Offset L1 table	The list that followed is associated with the weight and offset for RefPicList L1
Value	Name	Description									
0	Weight and Offset L0 table	The list that followed is associated with the weight and offset for RefPicList L0									
1	Weight and Offset L1 table	The list that followed is associated with the weight and offset for RefPicList L1									
2..97	31:0	WeightOffset WeightOffset[L=L0=0 or L1=1][i=0 to 31][Y=0/Cb=1/Cr=2][weight=0/offset=1] WeightOffset[L][i=0][Y=0][Weight=0], WeightOffset[L][i=0][Y=0][Offset=1] WeightOffset[L][i=0][Cb=1][Weight=0], WeightOffset[L][i=0][Cb=1][Offset=1] WeightOffset[L][i=0][Cr=2][Weight=0], WeightOffset[L][i=0][Cr=2][Offset=1]: WeightOffset[L][i=31][Y=0][Weight=0], WeightOffset[L][i=31][Y=0][Offset=1] WeightOffset[L][i=31][Cb=1][Weight=0], WeightOffset[L][i=31][Cb=1][Offset=1] WeightOffset[L][i=31][Cr=2][Weight=0], WeightOffset[L][i=31][Cr=2][Offset=1] Format for explicit: Both Weight and Offset are S15 in two's compliment, with a valid range from -128 to 128 Format for implicit: S15 This set of fields is always present whenever this command is issued. The full table, one entry for each reference picture, is always specified. Any reference list L0/L1[i] that does not exist, the corresponding weight and offset are set to 0. Weight and Offset are 2 byte each. A pair of Weight and Offset forms a dword, with Weight in the LOWER word and Offset in the HIGHER word. WeightOffset[L0=0][i=0 to 31][Y=0] (i.e. luma_weight_l0[i]) are specified for the weighting and offset factors applied to the luma prediction value for list 0 prediction using RefPicList0[i] (one-to-one correspondence in i). When luma_weight_l0_flag (Slice Header syntax element) is equal to 1, the value of luma_weight_l0[i] shall be in the range of -128 to 127. When luma_weight_l0_flag is equal to 0, luma_weight_l0[i] shall be inferred to be equal to 2luma_log2_weight_denom for RefPicList0[i]. luma_log2_weight_denom is a Slice Header syntax element. WeightOffset[L0=0][i=0 to 31][Cb=1] (i.e. chromaCb_weight_l0[i]) are specified for the weighting and offset factors applied to the chroma Cb prediction values for list 0 prediction using RefPicList0[i] (one-to-one correspondence in i). When chroma_weight_l0_flag (Slice									



MFX_AVC_WEIGHTOFFSET_STATE

	<p>Header syntax element) is equal to 1, the value of chromaCb_weight_l0[i] shall be in the range of -128 to 127. When chroma_weight_l0_flag is equal to 0, chromaCb_weight_l0[i] shall be inferred to be equal to 2chroma_log2_weight_denom for RefPicList0[i]. chroma_log2_weight_denom is a Slice Header syntax element.</p> <p>WeightOffset[L0=0][i=0 to 31][Cr=2] (i.e. chromaCr_weight_l0[i]) are specified for the weighting and offset factors applied to the chroma Cr prediction values for list 0 prediction using RefPicList0[i] (one-to-one correspondence in i). When chroma_weight_l0_flag (Slice Header syntax element) is equal to 1, the value of chromaCr_weight_l0[i] shall be in the range of -128 to 127. When chroma_weight_l0_flag is equal to 0, chromaCr_weight_l0[i] shall be inferred to be equal to 2chroma_log2_weight_denom for RefPicList0[i].</p>
--	--



MFX_SVC_IMG_STATE

MFX_SVC_IMG_STATE		
Project:	HSW	
Source:	VideoCS	
Length Bias:	2	
This must be the very first command to issue after the surface state, the pipe select and base address setting commands and must be issued before MFX_AVC_IMG_STATE.		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h Video Codec Format: OpCode
	26:24	Media Command OpCode Default Value: 1h SVC_COMMON Format: OpCode
	23:21	subOpcodeA Default Value: 0h Format: OpCode
	20:16	subOpcodeB Default Value: 8h Format: OpCode
	15:12	Reserved Format: MBZ
	11:0	DWord Length Default Value: 0027h DWORD_COUNT_n Format: =n Length -2
	31:6	Interlayer Reconstructed Pixel StreamOut Base Address Format: GraphicsAddress[31:6] Specifies the 64 byte aligned, tileY, address for outputting the per-MB reconstructed data to memory when IL_PixStrmOutEnable is set to 1 in the MFX_SVC_SLICE_STATE command. Buffer size (in units of cachelines)



MFX_SVC_IMG_STATE

		<table border="1"><tr><td>Inter-layer upsampling pass</td><td>6 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)</td></tr></table> <p>This field is only used for streaming out the resampled intra pixels during the upsampling pass. For the SVC decoding and encoding pass, the Pre Deblocking Destination Address or Post Deblocking Destination Address in MFX_PIPE_BUF_ADDR_STATE will be used instead.</p> <p>All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if IL_PixStrmOutEnable is set to 0 (disable).</p>	Inter-layer upsampling pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)										
Inter-layer upsampling pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)													
	5:4	<p>Interlayer Reconstructed Pixel StreamOut - Arbitration Priority Control</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest Priority</td></tr><tr><td>01b</td><td>Second Highest Priority</td></tr><tr><td>10b</td><td>Third Highest Priority</td></tr><tr><td>11b</td><td>Lowest Priority</td></tr></tbody></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest Priority	01b	Second Highest Priority	10b	Third Highest Priority	11b	Lowest Priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest Priority													
01b	Second Highest Priority													
10b	Third Highest Priority													
11b	Lowest Priority													
	3:0	<p>Interlayer Reconstructed Pixel StreamOut - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Format:	MEMORY_OBJECT_CONTROL_STATE													
2	31:16	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ										
Format:	MBZ													
	15:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Format:	MBZ													
3	31:15	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ										
Format:	MBZ													
	14:13	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
	12:10	<p>Reserved</p>												



MFX_SVC_IMG_STATE

		<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
	9	Reserved <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
	8:0	Reserved <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
4	31:6	<p>Interlayer Residual StreamOut Base Address</p> <table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 bytes aligned, tileY, address for outputting the per-MB reconstructed residual data to memory when IL_ResidStrmOutEnable is set to 1 in the MFX_SVC_SLICE_STATE command.</p> <table border="1"> <tr> <td></td><td>Buffer size (in units of cachelines)</td></tr> <tr> <td>Decoding pass</td><td>12 * PicWidthinMbs*PicHeightinMbs (of the layer to be decoded)</td></tr> <tr> <td>Encoding pass</td><td>12 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>12 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)</td></tr> </table> <p>This field is used for streaming out the reconstructed residuals during the decoding or encoding pass and for streaming out the resampled residuals during the upsampling pass.</p> <p>All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if IL_ResidStrmOutEnable is set to 0 (disable).</p>	Format:	GraphicsAddress[31:6]		Buffer size (in units of cachelines)	Decoding pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to be decoded)	Encoding pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)	Inter-layer upsampling pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)		
Format:	GraphicsAddress[31:6]													
	Buffer size (in units of cachelines)													
Decoding pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to be decoded)													
Encoding pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)													
Inter-layer upsampling pass	12 * PicWidthinMbs*PicHeightinMbs (of the layer to which it is upsampled)													
	5:4	<p>Interlayer Residual StreamOut - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00h</td><td>Highest Priority</td></tr> <tr> <td>01b</td><td>Second Highest Priority</td></tr> <tr> <td>10b</td><td>Third Highest Priority</td></tr> <tr> <td>11b</td><td>Lowest Priority</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00h	Highest Priority	01b	Second Highest Priority	10b	Third Highest Priority	11b	Lowest Priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00h	Highest Priority													
01b	Second Highest Priority													
10b	Third Highest Priority													
11b	Lowest Priority													
	3:0	Interlayer Residual StreamOut - Memory Object Control State												



MFX_SVC_IMG_STATE

		<p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p> <p>Specifies the memory object control state for this surface.</p>
5	31:16	<p>Reserved</p> <p>Format: MBZ</p>
	15:0	<p>Reserved</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MBZ</p>
6	31:15	<p>Reserved</p> <p>Format: MBZ</p>
	14:13	<p>Reserved</p> <p>Project: HSW</p> <p>Format: MBZ</p>
	12:11	<p>Reserved</p> <p>Format: MBZ</p>
	10:9	<p>Reserved</p> <p>Project: HSW</p> <p>Format: MBZ</p>
	8:0	<p>Reserved</p> <p>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</p> <p>Format: MBZ</p>
7	31:6	<p>Interlayer Coeff StreamOut Base Address</p> <p>Format: GraphicsAddress[31:6]</p> <p>Buffer should be in linear format, not tiled, for better performance.</p> <ul style="list-style-type: none">Specifies the 4K byte aligned frame buffer address for outputting Interlayer Coeff Data (STCoeff or Tcoeff).Specifies the address for outputting the per-MB reconstructed residual data to memory when IL_stCoeffStrmOutEnable or IL_tCoeffStrmOutEnable is set to 1 in the MFX_SVC_SLICE_STATE command.This field is used for streaming out the stCoeff (post-IQ, when IL_stCoeffStrmOutEnable is set to 1) or tCoeff (pre-IQ, when IL_tCoeffStrmOutEnable is set to 1) during the decoding or encoding pass



MFX_SVC_IMG_STATE

		<table border="1"> <tr> <td></td><td>Buffer size (in units of cachelines)with BW compression</td></tr> <tr> <td>Decoding pass</td><td>$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)</td></tr> <tr> <td>Encoding pass</td><td>$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)</td></tr> </table> <p>Note: The first part of above equation (1024256) is for Coeff Data Size per MB (one byte per MB containing the number of coefficient CL, support up to 256x256 MBs per layer). The second part of equation is the compressed coefficient data.</p> <ul style="list-style-type: none"> All data are written in BW compressed formats, but all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if both IL_stCoeffStrmOutEnable and IL_tCoeffStrmOutEnable is set to 0 (disable). 		Buffer size (in units of cachelines)with BW compression	Decoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)	Encoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)						
	Buffer size (in units of cachelines)with BW compression													
Decoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)													
Encoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)													
	5:4	<p>Interlayer Coeff StreamOut - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Interlayer Coeff StreamOut - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> </table> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
8	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ										
Format:	MBZ													
	15:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> </table> <p>Format: MBZ</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
9	31:15	Reserved												



MFX_SVC_IMG_STATE

		Format: MBZ						
	14:13	Reserved Project: HSW Format: MBZ						
	12:11	Reserved Format: MBZ						
	10:9	Reserved Project: HSW Format: MBZ						
	8:0	Reserved Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)						
10	31:6	Interlayer CoeffPred StreamOut Base Address Format: GraphicsAddress[31:6] Specifies the 64 bytes aligned address, tileY, for outputting the per-MB reconstructed AVC intra data to memory when IL_CoeffPredStrmOutEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming out the reconstructed avc intra data during the decoding or encoding pass. <table border="1"><tr><td></td><td>Buffer size (in units of cachelines)</td></tr><tr><td>Decoding pass</td><td>6 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)</td></tr><tr><td>Encoding pass</td><td>6 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)</td></tr></table> All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if IL_CoeffPredStrmOutEnable is set to 0 (disable).		Buffer size (in units of cachelines)	Decoding pass	6 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)	Encoding pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)
	Buffer size (in units of cachelines)							
Decoding pass	6 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)							
Encoding pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to be encoded)							
		Programming Notes Note that software must use the same surface for CoeffPred StreamIn and CoeffPred StreamOut when IL_CoeffPredStrmOutEnable and IL_CoeffPredStrmInEnable are both set to 1.						
	5:4	Interlayer CoeffPred StreamOut - Arbitration Priority Control Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) This field controls the priority of arbitration used in the GAC/GAM pipeline						



MFX_SVC_IMG_STATE

		for this surface.										
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Interlayer CoeffPred StreamOut - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MEMORY_OBJECT_CONTROL_STATE											
11	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
	15:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
12	31:15	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
	14:13	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ						
Project:	HSW											
Format:	MBZ											
	12:11	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
	10:9	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ						
Project:	HSW											
Format:	MBZ											
	8:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
13	31:6	<p>Interlayer Motion Info StreamOut Base Address</p> <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> </table> <p>Specifies the 64 bytes aligned address to a linear buffer for outputting the per-MB motion info data to memory when IL_MotionStrmOutEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming</p>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]											



MFX_SVC_IMG_STATE

		<p>out the motion info data during the decoding, encoding or upsampling pass except at the target layer.</p> <table border="1"><tr><td></td><td>Buffer size (in units of cachelines)</td></tr><tr><td>Decoding pass</td><td>$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)</td></tr><tr><td>Encoding pass</td><td>$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)</td></tr><tr><td>Inter-layer upsampling pass</td><td>$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to which it is upsampled)</td></tr></table> <p>All data are written in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if IL_MotionStrmOutEnable is set to 0 (disable).</p> <p>Programming Notes</p> <p>Software should not modify the content of this surface.</p>		Buffer size (in units of cachelines)	Decoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)	Encoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)	Inter-layer upsampling pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to which it is upsampled)				
	Buffer size (in units of cachelines)													
Decoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)													
Encoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)													
Inter-layer upsampling pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to which it is upsampled)													
	5:4	<p>Interlayer Motion Info StreamOut - Arbitration Priority Control</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><tr><th>Value</th><th>Name</th></tr><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Interlayer Motion Info StreamOut - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Format:	MEMORY_OBJECT_CONTROL_STATE													
14	31:16	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table> <table border="1"><tr><th>Description</th><th>Project</th></tr><tr><td>Reserved.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></table>	Format:	MBZ	Description	Project	Reserved.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)						
Format:	MBZ													
Description	Project													
Reserved.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
	15:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,													



MFX_SVC_IMG_STATE			
			DevHSW:GT2:B) Format: MBZ
15	31:15	Reserved Format:	MBZ
	14:13	Reserved Project: Format:	HSW MBZ
	12:11	Reserved Format:	MBZ
	10:9	Reserved Project: Format:	HSW MBZ
	8:0	Reserved Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
16	31:6	Interlayer Reconstructed Pixel StreamIn Base Address Format:	GraphicsAddress[31:6] Specifies the 64 bytes aligned base address, to a tileY buffer, for streaming in the per-MB reconstructed pixel data from memory when IL_PixStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the ref layer intra pixel data during the decoding or encoding pass for I_BL reconstruction or inter MB with combined intra-inter prediction, and for streaming in the ref layer intra pixels during the upsampling pass.
			Buffer size (in units of cachelines)
		Decoding pass	6 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)
		Encoding pass	6 * PicWidthinMbs * PicHeightinMbs (of the layer to be encoded)
		Inter-layer upsampling pass	6 * RefLayerPicWidthinMbs * RefLayerPicHeightinMbs (of the layer to be upsampled, i.e. reference layer)
			All data are read in fixed formats, and therefore all record sizes (pixel data) are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. This field is ignored if IL_PixStrmInEnable is set to 0 (disable).
	5:4	Interlayer Reconstructed Pixel StreamIn - Arbitration Priority Control Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)



MFX_SVC_IMG_STATE

		<p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td></tr><tr><td>01b</td><td>Second highest priority</td></tr><tr><td>10b</td><td>Third highest priority</td></tr><tr><td>11b</td><td>Lowest priority</td></tr></tbody></table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Interlayer Reconstructed Pixel StreamIn - Memory Object Control State</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MEMORY_OBJECT_CONTROL_STATE											
17	31:16	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr><tr><th>Description</th><th>Project</th></tr><tr><td>Reserved.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></table>	Format:	MBZ	Description	Project	Reserved.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)				
Format:	MBZ											
Description	Project											
Reserved.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
	15:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
18	31:15	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ								
Format:	MBZ											
	14:13	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ						
Project:	HSW											
Format:	MBZ											
	12:11	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ								
Format:	MBZ											
	10:9	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ						
Project:	HSW											
Format:	MBZ											
	8:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											

MFX_SVC_IMG_STATE

19	31:6	Interlayer Residual StreamIn Base Address										
		<table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table>	Format:	GraphicsAddress[31:6]								
Format:	GraphicsAddress[31:6]											
<p>Specifies the 64 bytes aligned address to a tileY buffer for fetching the per-MB residual data from memory when IL_ResidStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command.</p> <p>This field is used for streaming in the upsampled residuals during the decoding or encoding pass and for streaming in the reconstructed residuals during the upsampling pass.</p> <table border="1"> <tr> <td></td><td>Buffer size (in units of cachelines)</td></tr> <tr> <td>Decoding pass</td><td>12 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)</td></tr> <tr> <td>Encoding pass</td><td>12 * PicWidthinMbs * PicHeightinMbs (of the layer to be encoded)</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>12 * RefLayerPicWidthinMbs * RefLayerPicHeightinMbs (of the layer to be upsampled, i.e. reference layer)</td></tr> </table> <p>All data are read in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. The field is ignored if IL_ResidStrmInEnable is set to 0 (disable).</p>		Buffer size (in units of cachelines)	Decoding pass	12 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)	Encoding pass	12 * PicWidthinMbs * PicHeightinMbs (of the layer to be encoded)	Inter-layer upsampling pass	12 * RefLayerPicWidthinMbs * RefLayerPicHeightinMbs (of the layer to be upsampled, i.e. reference layer)				
	Buffer size (in units of cachelines)											
Decoding pass	12 * PicWidthinMbs * PicHeightinMbs (of the layer to be decoded)											
Encoding pass	12 * PicWidthinMbs * PicHeightinMbs (of the layer to be encoded)											
Inter-layer upsampling pass	12 * RefLayerPicWidthinMbs * RefLayerPicHeightinMbs (of the layer to be upsampled, i.e. reference layer)											
Interlayer Residual StreamIn - Arbitration Priority Control <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
20	3:0	Interlayer Residual StreamIn - Memory Object Control State <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MEMORY_OBJECT_CONTROL_STATE											
31:16	Reserved <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ									
Format:	MBZ											
15:0	Reserved <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)									
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											



MFX_SVC_IMG_STATE

		Format: MBZ										
21	31:15	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ								
Format:	MBZ											
14:13	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ							
Project:	HSW											
Format:	MBZ											
12:11	Reserved <table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ									
Format:	MBZ											
10:9	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ							
Project:	HSW											
Format:	MBZ											
8:0	Reserved <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ							
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
22	31:6	Interlayer Coeff StreamIn Base Address <table border="1"> <tr> <td>Format:</td> <td>GraphicsAddress[31:6]</td> </tr> <tr> <td colspan="2"> <ul style="list-style-type: none"> Specifies the 4K byte aligned frame buffer address for outputting Interlayer Coeff Data (Tcoeff or Stcoeff). Specifies the base address of a linear surface for fetching the per-MB stCoeff or tCoeff data from memory when IL_stCoeffStrmInEnable or IL_tCoeffStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the stCoeff (post-IQ, when IL_stCoeffStrmInEnable is set to 1) or tCoeff (pre-IQ, when IL_tCoeffStrmInEnable is set to 1) during the decoding or encoding pass. </td></tr> <tr> <td></td><td>Buffer size (in units of cachelines) with BW compression</td></tr> <tr> <td>Decoding pass</td><td>$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)</td></tr> <tr> <td>Encoding pass</td><td>$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)</td></tr> </table> <p>Note: The first part of above equation (1024) is for for Coeff Data Size (one byte per MB containing the number of coefficient CL, support up to 256x256 MBs per layer). The second part of equation is the compressed coefficient data.</p>	Format:	GraphicsAddress[31:6]	<ul style="list-style-type: none"> Specifies the 4K byte aligned frame buffer address for outputting Interlayer Coeff Data (Tcoeff or Stcoeff). Specifies the base address of a linear surface for fetching the per-MB stCoeff or tCoeff data from memory when IL_stCoeffStrmInEnable or IL_tCoeffStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the stCoeff (post-IQ, when IL_stCoeffStrmInEnable is set to 1) or tCoeff (pre-IQ, when IL_tCoeffStrmInEnable is set to 1) during the decoding or encoding pass. 			Buffer size (in units of cachelines) with BW compression	Decoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)	Encoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)
Format:	GraphicsAddress[31:6]											
<ul style="list-style-type: none"> Specifies the 4K byte aligned frame buffer address for outputting Interlayer Coeff Data (Tcoeff or Stcoeff). Specifies the base address of a linear surface for fetching the per-MB stCoeff or tCoeff data from memory when IL_stCoeffStrmInEnable or IL_tCoeffStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the stCoeff (post-IQ, when IL_stCoeffStrmInEnable is set to 1) or tCoeff (pre-IQ, when IL_tCoeffStrmInEnable is set to 1) during the decoding or encoding pass. 												
	Buffer size (in units of cachelines) with BW compression											
Decoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)											
Encoding pass	$1024 + 16 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)											
Programming Notes												



MFX_SVC_IMG_STATE

		<p>IL_stCoeffStrmInEnable and IL_tCoeffStrmInEnable cannot be both set to 1. All data are read in compressed formats, but all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data.</p> <p>The field is ignored if both IL_stCoeffStrmInEnable and IL_tCoeffStrmInEnable is set to 0 (disable).</p>										
	5:4	<p>Interlayer Coeff StreamIn - Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td style="padding: 2px;">Highest priority</td></tr> <tr> <td style="padding: 2px;">01b</td><td style="padding: 2px;">Second highest priority</td></tr> <tr> <td style="padding: 2px;">10b</td><td style="padding: 2px;">Third highest priority</td></tr> <tr> <td style="padding: 2px;">11b</td><td style="padding: 2px;">Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Interlayer Coeff StreamIn - Memory Object Control State</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Project:</td><td style="width: 90%;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td style="color: red;">MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MEMORY_OBJECT_CONTROL_STATE											
	23	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">31:16</td><td style="width: 90%;">Reserved</td></tr> <tr> <td>Format:</td><td style="border-left: none;">MBZ</td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">15:0</td><td style="width: 90%;">Reserved</td></tr> <tr> <td>Project:</td><td style="border-left: none;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td style="border-left: none;">MBZ</td></tr> </table>	31:16	Reserved	Format:	MBZ	15:0	Reserved	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ
31:16	Reserved											
Format:	MBZ											
15:0	Reserved											
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
	24 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">31:0</td><td style="width: 90%;">Reserved</td></tr> <tr> <td>Project:</td><td style="border-left: none;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td style="border-left: none;">MBZ</td></tr> </table>	31:0	Reserved	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ				
31:0	Reserved											
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
	25	<p>Interlayer CoeffPred StreamIn Base Address</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">Format:</td><td style="width: 90%;">GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 bytes aligned address of a tileY buffer for fetching the per-MB AVC intra data from memory when IL_CoeffPredStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the intra pixel data during the decoding or encoding pass for reconstruction.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;"></td><td style="width: 90%;">Buffer size (in units of cachelines) with BW compression</td></tr> <tr> <td>Decoding pass</td><td>6 * PicWidthinMbs*PicHeightinMbs (of the layer to be</td></tr> </table>	Format:	GraphicsAddress[31:6]		Buffer size (in units of cachelines) with BW compression	Decoding pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to be				
Format:	GraphicsAddress[31:6]											
	Buffer size (in units of cachelines) with BW compression											
Decoding pass	6 * PicWidthinMbs*PicHeightinMbs (of the layer to be											



MFX_SVC_IMG_STATE

		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;"></td><td style="width: 50%;">decoded)</td></tr> <tr> <td>Encoding pass</td><td>$6 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>$6 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)</td></tr> </table> <p>All data are read in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. The field is ignored if IL_CoeffPredStrmInEnable is set to 0 (disable).</p>		decoded)	Encoding pass	$6 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)	Inter-layer upsampling pass	$6 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)						
	decoded)													
Encoding pass	$6 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)													
Inter-layer upsampling pass	$6 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)													
	5:4	<p>Interlayer CoeffPred StreamIn - Arbitration Priority Control</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">Value</th><th style="width: 50%;">Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
Value	Name													
00b	Highest priority													
01b	Second highest priority													
10b	Third highest priority													
11b	Lowest priority													
	3:0	<p>Interlayer CoeffPred StreamIn - Memory Object Control State</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>Format: MEMORY_OBJECT_CONTROL_STATE</p> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
26	31:16	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Format:</td><td style="width: 50%;">MBZ</td></tr> </table>	Format:	MBZ										
Format:	MBZ													
	15:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>Format: MBZ</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
27 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>Format: MBZ</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)													
28	31:6	Interlayer Motion Info StreamIn Base Address												



MFX_SVC_IMG_STATE

		<table border="1"> <tr> <td>Format:</td><td>GraphicsAddress[31:6]</td></tr> </table> <p>Specifies the 64 bytes aligned address for fetching the per-MB motion info data from memory when IL_MotionStrmInEnable is set to 1 in the MFX_SVC_SLICE_STATE command. This field is used for streaming in the motion info data during the decoding, encoding or upsampling pass.</p> <table border="1"> <tr> <td></td><td>Buffer size (in units of cachelines)</td></tr> <tr> <td>Decoding pass</td><td>$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)</td></tr> <tr> <td>Encoding pass</td><td>$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>$3 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)</td></tr> </table> <p>All data are read in fixed formats, and therefore all record sizes are known in the hardware. Hardware can calculate the offset into this base address for per-MB data. The field is ignored if IL_MotionStrmInEnable is set to 0 (disable).</p>	Format:	GraphicsAddress[31:6]		Buffer size (in units of cachelines)	Decoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)	Encoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)	Inter-layer upsampling pass	$3 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)
Format:	GraphicsAddress[31:6]											
	Buffer size (in units of cachelines)											
Decoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be decoded)											
Encoding pass	$3 * \text{PicWidthinMbs} * \text{PicHeightinMbs}$ (of the layer to be encoded)											
Inter-layer upsampling pass	$3 * \text{RefLayerPicWidthinMbs} * \text{RefLayerPicHeightinMbs}$ (of the layer to be upsampled, i.e. reference layer)											
	5:4	<p>Interlayer Motion Info StreamIn - Arbitration Priority Control</p> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </tbody> </table>	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Value	Name											
00b	Highest priority											
01b	Second highest priority											
10b	Third highest priority											
11b	Lowest priority											
	3:0	<p>Interlayer Motion Info StreamIn - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MEMORY_OBJECT_CONTROL_STATE											
29	31:16	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ								
Format:	MBZ											
	15:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ						
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	MBZ											
30	31:0	<p>Reserved</p>										



MFX_SVC_IMG_STATE

Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)		<table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ									
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)														
Format:	MBZ														
<table border="1"> <tr> <td>SVC Deblocker Row Store Scratch Buffer Base Address</td></tr> <tr> <td>Format: GraphicsAddress[31:6]</td></tr> <tr> <td>This field provides the base address of the linear format scratch buffer (read/write) used by the SVC deblocking to store MB information (residual cbp and QP) of the previous row for processing of each macroblock in the current row. The Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Row Store.</td></tr> <tr> <td>Buffer size (in units of cachelines)</td></tr> <tr> <td>Decoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb</td></tr> <tr> <td>Encoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb</td></tr> </table>	SVC Deblocker Row Store Scratch Buffer Base Address	Format: GraphicsAddress[31:6]	This field provides the base address of the linear format scratch buffer (read/write) used by the SVC deblocking to store MB information (residual cbp and QP) of the previous row for processing of each macroblock in the current row. The Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Row Store.	Buffer size (in units of cachelines)	Decoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb	Encoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb									
SVC Deblocker Row Store Scratch Buffer Base Address															
Format: GraphicsAddress[31:6]															
This field provides the base address of the linear format scratch buffer (read/write) used by the SVC deblocking to store MB information (residual cbp and QP) of the previous row for processing of each macroblock in the current row. The Row Store buffer must be 64-byte cacheline aligned. Hardware uses the horizontal address of the current macroblock to address the Row Store.															
Buffer size (in units of cachelines)															
Decoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb															
Encoding pass [(16 bits per MB * pic width in mb) round up to cachelines] * pic height in mb															
	SVC Deblocker Row Store Scratch Buffer - Arbitration Priority Control	<table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</td></tr> <tr> <td>Value</td><td>Name</td></tr> <tr> <td>00b</td><td>Highest priority</td></tr> <tr> <td>01b</td><td>Second highest priority</td></tr> <tr> <td>10b</td><td>Third highest priority</td></tr> <tr> <td>11b</td><td>Lowest priority</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)														
This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.															
Value	Name														
00b	Highest priority														
01b	Second highest priority														
10b	Third highest priority														
11b	Lowest priority														
<table border="1"> <tr> <td>SVC Deblocker Row Store Scratch Buffer - Memory Object Control State</td></tr> <tr> <td>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format: MEMORY_OBJECT_CONTROL_STATE</td></tr> <tr> <td>Specifies the memory object control state for this surface.</td></tr> </table>	SVC Deblocker Row Store Scratch Buffer - Memory Object Control State	Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format: MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.											
SVC Deblocker Row Store Scratch Buffer - Memory Object Control State															
Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format: MEMORY_OBJECT_CONTROL_STATE															
Specifies the memory object control state for this surface.															
32	31:16	Reserved													
		<table border="1"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ											
Format:	MBZ														
	15:0	Reserved													
		<table border="1"> <tr> <td>Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format: MBZ</td> </tr> </table>	Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format: MBZ											
Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format: MBZ															



MFX_SVC_IMG_STATE																								
33 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	Reserved	<table border="1"> <tr> <td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ																	
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																							
Format:	MBZ																							
34	31:24	Reserved	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ																			
Format:	MBZ																							
	23:16	MaxRefLayerDQId	<table border="1"> <tr> <td>Format:</td><td>S7</td></tr> </table> <p>It is set to the maximum value of the RefLayerDQId for the slices of the current layer representation. For the base layer, MaxRefLayerDQId equals -1.</p> <p>Note: Slices of current layer presentation can have different RefLayerDQId values.</p> <table border="1"> <tr> <td>Decoding pass</td><td>Reserved</td></tr> <tr> <td>Encoding pass</td><td>Reserved</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Reserved</td></tr> </table>	Format:	S7	Decoding pass	Reserved	Encoding pass	Reserved	Inter-layer upsampling pass	Reserved													
Format:	S7																							
Decoding pass	Reserved																							
Encoding pass	Reserved																							
Inter-layer upsampling pass	Reserved																							
	15:7	Reserved	<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ																			
Format:	MBZ																							
	6:0	CurrLayerDQId	<table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Used</td></tr> </table> <p>It is set to the value of (DependencyId <<4) + QualityId of current layer. HW may need to check this field to determine if it is a base Layer, enhancement layer, spatial layer, quality layer as follows:</p> <table border="1"> <tr> <td></td><td>Dependency Id</td><td>Quality Id</td></tr> <tr> <td>Base layer</td><td>0</td><td>0</td></tr> <tr> <td>Enhancement layer</td><td>Spatial layer</td><td>>0</td></tr> <tr> <td></td><td>Quality layer</td><td>DC</td></tr> <tr> <td></td><td></td><td>>0</td></tr> </table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used		Dependency Id	Quality Id	Base layer	0	0	Enhancement layer	Spatial layer	>0		Quality layer	DC			>0
Decoding pass	Used																							
Encoding pass	Used																							
Inter-layer upsampling pass	Used																							
	Dependency Id	Quality Id																						
Base layer	0	0																						
Enhancement layer	Spatial layer	>0																						
	Quality layer	DC																						
		>0																						
		Programming Notes	Project																					
		If QualityID is 0, DependencyID is not 0, SpatialResolutionChangeFlag is 0, and StoreRefBasePicFlag is 0, then QualityID needs to be modified to 1 (or other non-zero values) as a software alternative procedure for correct residual prediction.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																					
35	31:16	CurrL_ScaledRefLayerRightOffset	<table border="1"> <tr> <td>Format:</td><td>S15</td></tr> </table>	Format:	S15																			
Format:	S15																							



MFX_SVC_IMG_STATE

		<p>This field specifies the horizontal offset between the bottom-right luma sample of a resampled layer picture used for inter-layer prediction and the bottom-right luma sample of the current picture or current layer picture in units of two luma samples. The value of this field shall be in the range of -2^15 to 2^15 - 1, inclusive (internally HW will set within -2^16 to 2^16-2).</p> <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used		
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									
	15:0	<p>CurrL_ScaledRefLayerBottomOffset</p> <table border="1"><tr><td>Format:</td><td>S15</td></tr></table> <p>This field specifies the vertical offset between the bottom-right luma sample of a resampled layer picture used for inter-layer prediction and the bottom-right luma sample of the current picture or current layer picture. The vertical offset is specified in units of two luma samples when frame_mbs_only_flag is equal to 1, and it is specified in units of four luma samples when frame_mbs_only_flag is equal to 0. The value of this field shall be in the range of -2^15 to 2^15 - 1, inclusive. (internally HW will set within -2^16 to 2^16-2).</p> <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Format:	S15	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used
Format:	S15									
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									
		<table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>frame_mbs_only_flag must be 1.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></tbody></table>	Programming Notes	Project	frame_mbs_only_flag must be 1.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)				
Programming Notes	Project									
frame_mbs_only_flag must be 1.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)									
36	31:16	<p>CurrL_ScaledRefLayerTopOffset</p> <table border="1"><tr><td>Format:</td><td>S15</td></tr></table> <p>This field specifies the vertical offset between the upper-left luma sample of a resampled layer picture used for inter-layer prediction and the upper-left luma sample of the current picture or current layer picture. The vertical offset is specified in units of two luma samples when frame_mbs_only_flag is equal to 1, and it is specified in units of four luma samples when frame_mbs_only_flag is equal to 0. The value of this field shall be in the range of -2^15 to 2^15 - 1, inclusive. (internally HW will set within -2^16 to 2^16-2).</p> <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table> <p>Programming Notes</p>	Format:	S15	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used
Format:	S15									
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									



MFX_SVC_IMG_STATE

		frame_mbs_only_flag must be 1.								
	15:0	<p>CurrL_ScaledRefLayerLeftOffset</p> <table border="1"> <tr> <td>Format:</td><td>S15</td></tr> </table> <p>This field specifies the horizontal offset between the upper-left luma sample of a resampled layer picture used for inter-layer prediction and the upper-left luma sample of the current picture or current layer picture in units of two luma samples. The value of this field shall be in the range of -2^15 to 2^15 - 1, inclusive. (internally HW will set within -2^16 to 2^16-2).</p> <table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Used</td></tr> </table>	Format:	S15	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used
Format:	S15									
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									
37	31:26	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	25:16	<p>RefLayerPicHeightinMBMinus1</p> <table border="1"> <tr> <td>Format:</td><td>U10</td></tr> </table> <p>It is set to the value of (RefLayerPicHeightInSampleL >= 4) -1 where RefLayerPicHeightInSampleL is equal to PicHeightInSampleL of reference layer with DQId = MaxRefLayerDQId. The max allowed value for RefLayerPicHinMBsMinus1 is only 255. The min value for RefLayerPicHinMBsMinus1 is 0.</p> <table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Used</td></tr> </table>	Format:	U10	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used
Format:	U10									
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									
	15:10	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	9:0	<p>RefLayerPicWidthinMBMinus1</p> <table border="1"> <tr> <td>Format:</td><td>U10</td></tr> </table> <p>It is set to the value of (RefLayerPicWidthInSampleL >= 4) -1. The max allowed value for RefLayerPicWinMBsMinus1 is only 255. The min value for RefLayerPicHinMBsMinus1 is 0.</p> <table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Used</td></tr> </table>	Format:	U10	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used
Format:	U10									
Decoding pass	Used									
Encoding pass	Used									
Inter-layer upsampling pass	Used									
38	31:7	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	6	<p>ProfileFlag</p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table>	Format:	U1						
Format:	U1									



MFX_SVC_IMG_STATE

		<table border="1"> <tr><td>Decoding pass</td><td>Not Used</td></tr> <tr><td>Encoding pass</td><td>Not Used</td></tr> <tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr> </table> <table border="1"> <thead> <tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td>Scalable Baseline Profile</td></tr> <tr><td style="text-align: center;">1</td><td>Scalable High Profile</td></tr> </tbody> </table>	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Not Used	Value	Name	0	Scalable Baseline Profile	1	Scalable High Profile									
Decoding pass	Not Used																						
Encoding pass	Not Used																						
Inter-layer upsampling pass	Not Used																						
Value	Name																						
0	Scalable Baseline Profile																						
1	Scalable High Profile																						
	5:4	<p>RefLayerChromaFormatIdc</p> <table border="1"> <tr><td>Decoding pass</td><td>Used</td></tr> <tr><td>Encoding pass</td><td>Used</td></tr> <tr><td>Inter-layer upsampling pass</td><td>Used</td></tr> </table> <p>It specifies the sampling of chroma component (Cb, Cr) at the reference layer as listed in the table below; It is set to the value of ChromaFormatIdc of reference layer.</p> <table border="1"> <thead> <tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr><td style="text-align: center;">00b</td><td>Monochrome Picture</td><td>Not Supported</td></tr> <tr><td style="text-align: center;">01b</td><td>4:2:0</td><td>Picture at Reference Layer</td></tr> <tr><td style="text-align: center;">10b</td><td>4:2:2</td><td>Picture (not supported) at Reference Layer</td></tr> <tr><td style="text-align: center;">11b</td><td>4:4:4</td><td>Picture (not supported) at Reference Layer</td></tr> </tbody> </table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used	Value	Name	Description	00b	Monochrome Picture	Not Supported	01b	4:2:0	Picture at Reference Layer	10b	4:2:2	Picture (not supported) at Reference Layer	11b	4:4:4	Picture (not supported) at Reference Layer
Decoding pass	Used																						
Encoding pass	Used																						
Inter-layer upsampling pass	Used																						
Value	Name	Description																					
00b	Monochrome Picture	Not Supported																					
01b	4:2:0	Picture at Reference Layer																					
10b	4:2:2	Picture (not supported) at Reference Layer																					
11b	4:4:4	Picture (not supported) at Reference Layer																					
	3	<p>Reserved</p> <table border="1"> <tr><td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ																			
Format:	MBZ																						
	2	<p>RefLayerMbaffFrameFlag</p> <p>It is set to the value of MbaffFrameFlag of reference layer.</p> <table border="1"> <thead> <tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td></td><td>Not in MBAFF mode at reference layer</td></tr> <tr><td style="text-align: center;">1</td><td></td><td>In MBAFF mode at reference layer</td></tr> </tbody> </table> <p>Programming Notes</p> <p>It is not supported at this time and must be 0.</p>	Value	Name	Description	0		Not in MBAFF mode at reference layer	1		In MBAFF mode at reference layer												
Value	Name	Description																					
0		Not in MBAFF mode at reference layer																					
1		In MBAFF mode at reference layer																					
	1	<p>RefLayerFieldPicFlag</p> <p>It is set to the value of MbaffFrameFlag of reference layer.</p> <table border="1"> <thead> <tr><th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td></td><td>Reference layer is a coded frame</td></tr> <tr><td style="text-align: center;">1</td><td></td><td>Reference layer is a coded field</td></tr> </tbody> </table> <p>Programming Notes</p> <p>It is not supported at this time and must be 0.</p>	Value	Name	Description	0		Reference layer is a coded frame	1		Reference layer is a coded field												
Value	Name	Description																					
0		Reference layer is a coded frame																					
1		Reference layer is a coded field																					



MFX_SVC_IMG_STATE

	0	RefLayerFrameMBOOnlyFlag It is set to the value of FrameMBOOnlyFlag of reference layer. <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>MBAFF mode or field is allowed at reference layer</td></tr><tr><td>1</td><td></td><td>only frame MBs can occur at reference layer</td></tr></tbody></table> <p>Programming Notes It must be 1.</p>	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Not Used	Value	Name	Description	0		MBAFF mode or field is allowed at reference layer	1		only frame MBs can occur at reference layer
Decoding pass	Not Used																
Encoding pass	Not Used																
Inter-layer upsampling pass	Not Used																
Value	Name	Description															
0		MBAFF mode or field is allowed at reference layer															
1		only frame MBs can occur at reference layer															
39	31:22	Reserved Format: MBZ															
	21	YSpatialRatioEq2Flag For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value. <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used									
Decoding pass	Not Used																
Encoding pass	Not Used																
Inter-layer upsampling pass	Used																
	20	YSpatialRatioEq1p5Flag Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value. <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used									
Decoding pass	Not Used																
Encoding pass	Not Used																
Inter-layer upsampling pass	Used																
	19	YSpatialRatioEq1Flag Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B) For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value. <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr></table>	Decoding pass	Not Used	Encoding pass	Not Used											
Decoding pass	Not Used																
Encoding pass	Not Used																



MFX_SVC_IMG_STATE

		<table border="1"><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Inter-layer upsampling pass	Used								
Inter-layer upsampling pass	Used											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Spatial resolution change ratio (ScaledRefLayerPicHeightInSampleL / RefLayerPicHeightInSampleL) in vertical direction is not 1</td></tr><tr><td>1</td><td></td><td>Spatial resolution change ratio in vertical direction is 1</td></tr></tbody></table>	Value	Name	Description	0		Spatial resolution change ratio (ScaledRefLayerPicHeightInSampleL / RefLayerPicHeightInSampleL) in vertical direction is not 1	1		Spatial resolution change ratio in vertical direction is 1	
Value	Name	Description										
0		Spatial resolution change ratio (ScaledRefLayerPicHeightInSampleL / RefLayerPicHeightInSampleL) in vertical direction is not 1										
1		Spatial resolution change ratio in vertical direction is 1										
	18	<p>XSpatialRatioEq2Flag</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value.</p> <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U1	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Format:	U1											
Decoding pass	Not Used											
Encoding pass	Not Used											
Inter-layer upsampling pass	Used											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 2</td></tr><tr><td>1</td><td></td><td>Spatial resolution change ratio in horizon direction is 2</td></tr></tbody></table>	Value	Name	Description	0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 2	1		Spatial resolution change ratio in horizon direction is 2	
Value	Name	Description										
0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 2										
1		Spatial resolution change ratio in horizon direction is 2										
	17	<p>XSpatialRatioEq1p5Flag</p> <table border="1"><tr><td>Project:</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></table> <p>For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value.</p> <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used		
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)											
Decoding pass	Not Used											
Encoding pass	Not Used											
Inter-layer upsampling pass	Used											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1.5</td></tr><tr><td>1</td><td></td><td>Spatial resolution change ratio in horizon direction is 1.5</td></tr></tbody></table>	Value	Name	Description	0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1.5	1		Spatial resolution change ratio in horizon direction is 1.5	
Value	Name	Description										
0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1.5										
1		Spatial resolution change ratio in horizon direction is 1.5										



MFX_SVC_IMG_STATE

	16	<p>XSpatialRatioEq1Flag</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td><td style="padding: 2px;">DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </table> <p>For SVC Scalable Baseline Profile, both x and y direction scaling ratios must be programmed to the same value.</p> <table border="1" style="margin-top: 10px; border-collapse: collapse;"> <tr> <td style="padding: 2px; width: 50%;">Decoding pass</td><td style="padding: 2px;">Not Used</td></tr> <tr> <td style="padding: 2px;">Encoding pass</td><td style="padding: 2px;">Not Used</td></tr> <tr> <td style="padding: 2px;">Inter-layer upsampling pass</td><td style="padding: 2px;">Used</td></tr> </table> <table border="1" style="margin-top: 10px; border-collapse: collapse;"> <thead> <tr> <th style="padding: 2px; color: blue;">Value</th><th style="padding: 2px; color: blue;">Name</th><th style="padding: 2px; color: blue;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;"></td><td style="padding: 2px;">Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1</td></tr> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;"></td><td style="padding: 2px;">Spatial resolution change ratio in horizon direction is 1</td></tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used	Value	Name	Description	0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1	1		Spatial resolution change ratio in horizon direction is 1
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																		
Decoding pass	Not Used																		
Encoding pass	Not Used																		
Inter-layer upsampling pass	Used																		
Value	Name	Description																	
0		Spatial resolution change ratio (ScaledRefLayerPicWidthInSampleL / RefLayerPicWidthInSampleL) in horizon direction is not 1																	
1		Spatial resolution change ratio in horizon direction is 1																	
	15:14	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">MBZ</td></tr> </table>	Format:	MBZ															
Format:	MBZ																		
	13:11	<p>DisableIL_DLKFilterIdc</p> <p>This field specifies whether the operation of the deblocking filter for inter-layer intra prediction is disabled across some block edges of the reference layer representation, specifies for which edges the filtering is disabled, and specifies the order of deblocking filter operations for inter-layer intra prediction.</p> <p>The value of disable_inter_layer_deblocking_filter_idc shall be in the range of 0 to 6, inclusive. The values 0 to 6 of DisableIL_DLKFilterIdc specify the deblocking filter operations for the deblocking of the intra macroblocks of the reference layer representation specified by ref_layer_dq_id before resampling as defined in Valid Values below.</p> <table border="1" style="margin-top: 10px; border-collapse: collapse;"> <thead> <tr> <th style="padding: 2px; color: blue;">Value</th><th style="padding: 2px; color: blue;">Name</th><th style="padding: 2px; color: blue;">Description</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px;"></td><td style="padding: 2px;">Specifies that all luma and chroma block edges of the slice are filtered</td></tr> <tr> <td style="padding: 2px;">1h</td><td style="padding: 2px;"></td><td style="padding: 2px;">Specifies that deblocking is disabled for all block edges of the slice</td></tr> <tr> <td style="padding: 2px;">2h</td><td style="padding: 2px;"></td><td style="padding: 2px;">Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.</td></tr> <tr> <td style="padding: 2px;">3h</td><td style="padding: 2px;"></td><td style="padding: 2px;">specifies a two stage deblocking filter process for the slice : All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass.</td></tr> </tbody> </table>	Value	Name	Description	0		Specifies that all luma and chroma block edges of the slice are filtered	1h		Specifies that deblocking is disabled for all block edges of the slice	2h		Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.	3h		specifies a two stage deblocking filter process for the slice : All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass.		
Value	Name	Description																	
0		Specifies that all luma and chroma block edges of the slice are filtered																	
1h		Specifies that deblocking is disabled for all block edges of the slice																	
2h		Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.																	
3h		specifies a two stage deblocking filter process for the slice : All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass.																	



MFX_SVC_IMG_STATE

		4h		specifies that all luma block edges of the slice are filtered, but the deblocking of the chroma block edges is entirely disabled. Similar to case 0, with chroma deblocking disabled									
		5h		specifies that only all luma block edges of the slice are filtered, but with no filtering across slice boundaries.), and that deblocking for chroma block edges of the slice is entirely disabled. Similar to case 2, with chroma deblocking disabled									
		6h		specifies a two stage deblocking filter process for only luma block edges of the slice, and that deblocking for chroma block edges of the slice is entirely disabled. Similar to case 3, with chroma deblocking disabled.									
Programming Notes													
When DisableIL_DLKFilterIdc is present, quality_id is equal to 0, and SpatialResolutionChangeFlag is equal to 0, disable_inter_layer_deblocking_filter_idc shall be equal to 1. DisableIL_DLKFilterIdc Should be the same across the slices.													
		Interlayer reconstructed pixels prior to the interlayer deblocking are the same pixels prior to regular reconstructed pixel deblocking.											
10	Reserved	Format:	MBZ										
9	TargetLayerFlag	This field specifies whether the current layer is the target layer to be fully reconstructed (including inter MB, which require motion compensation operation) or not. This field can be set when the current layer is the final target layer or base quality layer (with DependencyId = DependencyIdMax and (when StoreRefBasePicFlag is set). TargetLayerFlag is set for both Target Layer or QBL pixel reconstruction. HW does not have notion of QBL. QBL is always processed in 2 passes - one pass as with TargetLayerFlag set to 1, and the second pass as a regular spatial upsampled layer (to streamout data for the next layer).											
		Decoding pass	Used										
		Encoding pass	Used										
		Inter-layer upsampling pass	Not Used										
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>The current layer is not target layer or QBL and does not need to be reconstructed</td></tr><tr><td>1</td><td></td><td>The current layer is set to target layer or QBL and need to be reconstructed.</td></tr></tbody></table>					Value	Name	Description	0		The current layer is not target layer or QBL and does not need to be reconstructed	1		The current layer is set to target layer or QBL and need to be reconstructed.
Value	Name	Description											
0		The current layer is not target layer or QBL and does not need to be reconstructed											
1		The current layer is set to target layer or QBL and need to be reconstructed.											



MFX_SVC_IMG_STATE

		Programming Notes																
		For encoder, all the layers must be 1. For decoder, only QBL and target layer is 1, other layers must be 0.																
8		StoreRefBasePicFlag This field specifies whether the current coded picture's base quality layer need to be reconstructed for subsequent inter-frame reference. This field is set equal to store_ref_base_pic_flag of the NALs of the layer to be decoded or of the layer to be encoded. Quality layers after base quality layer may need this flag for error detection (and subsequent handling): When store_ref_base_pic_flag is equal to 1 and quality_id is greater than 0, base_mode_flag shall be equal to 1. <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table>		Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Not Used									
Decoding pass	Used																	
Encoding pass	Used																	
Inter-layer upsampling pass	Not Used																	
7		ConstrainedIntraResamplingFlag This field specifies whether slice boundaries in the layer picture that is used for inter-layer prediction are treated similar to layer picture boundaries for the intra resampling process. <table border="1"><tr><td>Decoding pass</td><td>Not Used</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>slice boundaries are not treated as layer picture boundaries and pixels from different slices may be used for intra resampling process.</td></tr><tr><td>1</td><td></td><td>slice boundaries are treated similar to layer picture boundaries for intra resampling process. When ConstrainedIntraResamplingFlag is equal to 1, DisableIL_DLKFilterIdc shall be equal to 1, 2, or 5.</td></tr></tbody></table> Programming Notes This field is set equal to constrained_intra_resampling_flag of the layer to which it is upsampled. Note: When ConstrainedIntraResamplingFlag is equal to 1, a macroblock cannot be coded using the inter-layer prediction data (intra pixels) from more than one slice in the layer picture that is used for inter-layer prediction.		Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used	Value	Name	Description	0		slice boundaries are not treated as layer picture boundaries and pixels from different slices may be used for intra resampling process.	1		slice boundaries are treated similar to layer picture boundaries for intra resampling process. When ConstrainedIntraResamplingFlag is equal to 1, DisableIL_DLKFilterIdc shall be equal to 1, 2, or 5.
Decoding pass	Not Used																	
Encoding pass	Not Used																	
Inter-layer upsampling pass	Used																	
Value	Name	Description																
0		slice boundaries are not treated as layer picture boundaries and pixels from different slices may be used for intra resampling process.																
1		slice boundaries are treated similar to layer picture boundaries for intra resampling process. When ConstrainedIntraResamplingFlag is equal to 1, DisableIL_DLKFilterIdc shall be equal to 1, 2, or 5.																
6		MaxTcoeffLevelPredFlag This field is set equal to the maximum value of tcoeff_level_prediction_flag																



MFX_SVC_IMG_STATE

		for the slices of the current layer representation.									
		<table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Not Used			
Decoding pass	Used										
Encoding pass	Used										
Inter-layer upsampling pass	Not Used										
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>No slices at current layer have tcoeff_level_prediction_flag = 0</td></tr><tr><td>1</td><td></td><td>At least one slice at current layer has tcoeff_level_prediction_flag = 1</td></tr></tbody></table>	Value	Name	Description	0		No slices at current layer have tcoeff_level_prediction_flag = 0	1		At least one slice at current layer has tcoeff_level_prediction_flag = 1
Value	Name	Description									
0		No slices at current layer have tcoeff_level_prediction_flag = 0									
1		At least one slice at current layer has tcoeff_level_prediction_flag = 1									
5	MinNoInterlayerPredictionFlag	This field is set equal to the minimum value of NoInterlayerPredFlag for the slices of the current layer representation. <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Used</td></tr></table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Used			
Decoding pass	Used										
Encoding pass	Used										
Inter-layer upsampling pass	Used										
4	RestrictedResChangeFlag	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>At least one slice at current layer has no_inter_layer_prediction_flag = 0</td><td>At least one slice may use reference layer (specified by RefLayerDQId) data for inter-layer prediction.</td></tr><tr><td>1</td><td>All slices at current layer have no_inter_layer_prediction_flag=1</td><td>All slices do not use inter-layer prediction.</td></tr></tbody></table>	Value	Name	Description	0	At least one slice at current layer has no_inter_layer_prediction_flag = 0	At least one slice may use reference layer (specified by RefLayerDQId) data for inter-layer prediction.	1	All slices at current layer have no_inter_layer_prediction_flag=1	All slices do not use inter-layer prediction.
Value	Name	Description									
0	At least one slice at current layer has no_inter_layer_prediction_flag = 0	At least one slice may use reference layer (specified by RefLayerDQId) data for inter-layer prediction.									
1	All slices at current layer have no_inter_layer_prediction_flag=1	All slices do not use inter-layer prediction.									



MFX_SVC_IMG_STATE

		<table border="1"> <tr> <td></td><td></td><td>FieldPicFlag))) is equal to 0, Condition 5: MbaffFrameFlag is equal to 0 Condition 6: RefLayerMbaffFrameFlag is equal to 0, Condition 7: FieldPicFlag is equal to RefLayerFieldPicFlag.</td></tr> <tr> <td>0</td><td></td><td>Set to 0 if SpatialResChangeFlag is equal to 1 and any of the above conditions (conditions 1~7) is not true.</td></tr> </table>			FieldPicFlag))) is equal to 0, Condition 5: MbaffFrameFlag is equal to 0 Condition 6: RefLayerMbaffFrameFlag is equal to 0, Condition 7: FieldPicFlag is equal to RefLayerFieldPicFlag.	0		Set to 0 if SpatialResChangeFlag is equal to 1 and any of the above conditions (conditions 1~7) is not true.									
		FieldPicFlag))) is equal to 0, Condition 5: MbaffFrameFlag is equal to 0 Condition 6: RefLayerMbaffFrameFlag is equal to 0, Condition 7: FieldPicFlag is equal to RefLayerFieldPicFlag.															
0		Set to 0 if SpatialResChangeFlag is equal to 1 and any of the above conditions (conditions 1~7) is not true.															
3	CroppingChangeFlag	<table border="1"> <tr> <td>Decoding pass</td><td>Not Used</td></tr> <tr> <td>Encoding pass</td><td>Not Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Used</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Cropping window does not change across access units</td><td>Set to 1 if MinNoInterLayerPredFlag is equal to 0, quality_id is equal to 0, and extended_spatial_scalability_idc is equal to 2.</td></tr> <tr> <td>1</td><td>Cropping window may change across access units.</td><td>Set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or extended_spatial_scalability_idc is less than 2.</td></tr> </tbody> </table>	Decoding pass	Not Used	Encoding pass	Not Used	Inter-layer upsampling pass	Used	Value	Name	Description	0	Cropping window does not change across access units	Set to 1 if MinNoInterLayerPredFlag is equal to 0, quality_id is equal to 0, and extended_spatial_scalability_idc is equal to 2.	1	Cropping window may change across access units.	Set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or extended_spatial_scalability_idc is less than 2.
Decoding pass	Not Used																
Encoding pass	Not Used																
Inter-layer upsampling pass	Used																
Value	Name	Description															
0	Cropping window does not change across access units	Set to 1 if MinNoInterLayerPredFlag is equal to 0, quality_id is equal to 0, and extended_spatial_scalability_idc is equal to 2.															
1	Cropping window may change across access units.	Set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or extended_spatial_scalability_idc is less than 2.															
SpatialResChangeFlagNextLayer	<table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Not Used</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Next layer does not have spatial resolution change</td><td>SpatialResChangeFlag at next layer that refers to current layer is 0.</td></tr> <tr> <td>1</td><td>next layer has spatial resolution change</td><td>SpatialResChangeFlag at next layer that refers to current layer is 1.</td></tr> </tbody> </table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Not Used	Value	Name	Description	0	Next layer does not have spatial resolution change	SpatialResChangeFlag at next layer that refers to current layer is 0.	1	next layer has spatial resolution change	SpatialResChangeFlag at next layer that refers to current layer is 1.	
Decoding pass	Used																
Encoding pass	Used																
Inter-layer upsampling pass	Not Used																
Value	Name	Description															
0	Next layer does not have spatial resolution change	SpatialResChangeFlag at next layer that refers to current layer is 0.															
1	next layer has spatial resolution change	SpatialResChangeFlag at next layer that refers to current layer is 1.															
1	SpatialResChangeFlag	<table border="1"> <tr> <td>Decoding pass</td><td>Used</td></tr> <tr> <td>Encoding pass</td><td>Used</td></tr> <tr> <td>Inter-layer upsampling pass</td><td>Not Used</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Current layer does not have spatial</td><td>This field is set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or all of the following conditions are true.</td></tr> </tbody> </table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Not Used	Value	Name	Description	0	Current layer does not have spatial	This field is set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or all of the following conditions are true.			
Decoding pass	Used																
Encoding pass	Used																
Inter-layer upsampling pass	Not Used																
Value	Name	Description															
0	Current layer does not have spatial	This field is set to 0 if MinNoInterLayerPredFlag is equal to 1, quality_id is greater than 0, or all of the following conditions are true.															



MFX_SVC_IMG_STATE

		resolution change.	Condition 1: CroppingChangeFlag is equal to 0, Condition 2: ScaledRefLayerPicWidthInSamplesL is equal to RefLayerPicWidthInSamplesL, Condition 3: ScaledRefLayerPicHeightInSamplesL is equal to RefLayerPicHeightInSamplesL, Condition 4: (ScaledRefLayerLeftOffset % 16) is equal to 0, Condition 5: (ScaledRefLayerTopOffset % (16 * (1 + field_pic_flag + MbaffFrameFlag))) is equal to 0, Condition 6: field_pic_flag is equal to RefLayerFieldPicFlag, Condition 7: MbaffFrameFlag is equal to RefLayerMbaffFrameFlag, Condition 8: chroma_format_idc is equal to RefLayerChromaFormatIdc, Condition 9: chroma_phase_x_plus1_flag is equal to ref_layer_chroma_phase_x_plus1_flag for the slices with no_inter_layer_pred_flag equal to 0, Condition 10: chroma_phase_y_plus1 is equal to ref_layer_chroma_phase_y_plus1 for the slices with no_inter_layer_pred_flag equal to 0.												
	1	Current layer has spatial resolution change.	set to 1 if MinNoInterLayerPredFlag is equal to 0, quality_id is equal to 0, and any of above conditions (conditions 1~10) is not true.												
0	IDR_Flag Note: The value of idr_flag shall be the same for all NAL units of a dependency representation. This bit is reserved for short format SVC interface.														
	<table border="1"><tr><td>Decoding pass</td><td>Used (May be used for error Handling)</td></tr><tr><td>Encoding pass</td><td>Not Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table>			Decoding pass	Used (May be used for error Handling)	Encoding pass	Not Used	Inter-layer upsampling pass	Not Used						
Decoding pass	Used (May be used for error Handling)														
Encoding pass	Not Used														
Inter-layer upsampling pass	Not Used														
<table border="1"><thead><tr><th>Value</th><th>Name</th><th colspan="2">Description</th></tr></thead><tbody><tr><td>0</td><td></td><td colspan="2">specifies that the current coded picture is not an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.</td></tr><tr><td>1</td><td></td><td colspan="2">specifies that the current coded picture is an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.</td></tr></tbody></table>				Value	Name	Description		0		specifies that the current coded picture is not an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.		1		specifies that the current coded picture is an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.	
Value	Name	Description													
0		specifies that the current coded picture is not an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.													
1		specifies that the current coded picture is an IDR picture when the value of dependency_id for the NAL unit is equal to the maximum value of dependency_id in the coded picture.													



MFX_SVC_IMG_STATE

40	31:28	Reserved Format: MBZ					
	27:24	IL_SliceBetaOffsetDiv2 Format: S3 <p>This field is specified based on the upper layer Slice Header setting and specifies the offset used in accessing the beta deblocking filter table for filtering operations of the intra macroblocks of the reference layer representation before resampling. The offset that is applied when addressing the beta table of the deblocking filter is computed as: InterlayerFilterOffsetB = IL_SliceBetaOffsetDiv2 = < 1. The value of this field shall be in the range of -6 to +6, inclusive.</p> <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass
Decoding pass	Used						
Encoding pass	Used						
Inter-layer upsampling pass	Not Used						
23:20	Programming Notes <p>This field is set to inter_layer_slice_beta_offset_div2 of the layer to which it is upsampled. It must be the same for all the slices of the layer to which it is upsampled.</p>						
	IL_SliceAlphac0OffsetDiv2 Format: S3 <p>This field is specified based on the upper layer Slice Header setting and specifies specifies the offset used in accessing the alpha and tC0 deblocking filter tables for filtering operations of the intra macroblocks of the reference layer representation before resampling. The offset that is applied when addressing these tables shall be computed as: InterlayerFilterOffsetA = IL_SliceAlphac0OffsetDiv2 = < 1. The value of this field shall be in the range of -6 to +6, inclusive.</p> <table border="1"><tr><td>Decoding pass</td><td>Used</td></tr><tr><td>Encoding pass</td><td>Used</td></tr><tr><td>Inter-layer upsampling pass</td><td>Not Used</td></tr></table>	Decoding pass	Used	Encoding pass	Used	Inter-layer upsampling pass	Not Used
Decoding pass	Used						
Encoding pass	Used						
Inter-layer upsampling pass	Not Used						
Programming Notes <p>This field is set to inter_layer_slice_beta_offset_div2 of the layer to which it is upsampled. It must be the same for all the slices of the layer to which it is upsampled.</p>							
19:0	Reserved Format: MBZ						



MFX_SVC_INTERLAYER_STATE

MFX_SVC_INTERLAYER_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_AVC_IMG_STATE
		Format:	OpCode
	26:24	Media Command OpCode	
		Default Value:	1h SVC_COMMON
		Format:	OpCode
	23:21	subOpcodeA	
1		Default Value:	0h
		Format:	OpCode
	20:16	subOpcodeB	
		Default Value:	Ah
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0011h DWORD_COUNT_n
		Format:	=n Length - 2
	31:13	Reserved	
		Format:	MBZ
	12:8	L_MBLumaShiftY	
		Format:	U5
This field is set equal to ShiftY computed as in equation G-8 in Spec.			
This field is used to derive the reference layer macroblock address and luma location (xB, yB) in			



MFX_SVC_INTERLAYER_STATE

		<p>the reference layer macroblock given the luma location (xP, yP) at the current layer.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
	7:5	<p>Reserved</p> <p>Format: MBZ</p>
	4:0	<p>IL_MBLumaShiftX</p> <p>Format: U5</p> <p>This field is set equal to ShiftX computed as in equation G-7 in Spec.</p> <p>This field is used to derive the reference layer macroblock address and luma location (xB, yB) in the reference layer macroblock given the luma location (xP, yP) at the current layer.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
2	31:0	<p>IL_MBLumaScaleX</p> <p>Format: U32</p> <p>This field is set equal to ScaleX computed as in equation G-9 in Spec.</p> <p>This field is used to derive the reference layer macroblock address and luma location (xB, yB) in the reference layer macroblock given the luma location (xP, yP) at the current layer.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
3	31:0	<p>IL_MBLumaScaleY</p> <p>Format: U32</p> <p>This field is set equal to ScaleY computed as in equation G-10 in Spec.</p> <p>This field is used to derive the reference layer macroblock address and luma location (xB, yB) in the reference layer macroblock given the luma location (xP, yP) at the current layer.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
4	31:13	<p>Reserved</p> <p>Format: MBZ</p>
	12:8	<p>IL_PixLumaShiftY</p> <p>Format: U5</p> <p>This field is set equal to ShiftY computed as in equation G-46 in Spec for luma component.</p> <p>This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
	7:5	<p>Reserved</p> <p>Format: MBZ</p>
	4:0	<p>IL_PixLumaShiftX</p>



MFX_SVC_INTERLAYER_STATE

		<p>Format:</p> <p>This field is set equal to ShiftX computed as in equation G-45 in Spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p>	U5
Programming Notes			
This value is computed by driver.			
5	31:0	<p>IL_PixLumaScaleX</p> <p>Format:</p> <p>This field is set equal to ScaleX computed as in equation G-47 in Spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p>	U32
Programming Notes			
This value is computed by driver.			
6	31:0	<p>IL_PixLumaScaleY</p> <p>This field is set equal to ScaleY computed as in equation G-48 in Spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p>	
Programming Notes			
This value is computed by driver.			
7	31:0	<p>IL_PixLumaAddX</p> <p>This field is set equal to AddY computed as in equation of G-50 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p>	
Programming Notes			
This value is computed by driver.			
8	31:0	<p>IL_PixLumaAddYbf0</p> <p>This field is set equal to AddY computed as in equation of G-53 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.</p>	
Programming Notes			
This value is computed by driver.			
9	31:0	<p>IL_PixLumaAddYbf1</p> <p>This field is set equal to AddY computed as in equation of G-56 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer. This value is computed by driver.</p>	
Programming Notes		Project	
This value is computed by driver.			
This field is not used and must		DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B,	



MFX_SVC_INTERLAYER_STATE

		be 0.	DevHSW:GT2:B)
10	31:21	Reserved	
		Format:	MBZ
	20:16	IL_PixLumaDeltaYbf1	
		Format:	U5
		This field is set equal to DeltaY computed as in equation of G-57 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.	
		Programming Notes	Project
		This value is computed by driver.	
		This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
	15:13	Reserved	
		Format:	MBZ
	12:8	IL_PixLumaDeltaYbf0	
		Format:	U5
		This field is set equal to DeltaY computed as in equation of G-54 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.	
		Programming Notes	
		This value is computed by driver.	
	7:5	Reserved	
		Format:	MBZ
	4:0	L_PixLumaDeltaX	
		Format:	U5
		This field is set equal to DeltaX computed as in equation of G-51 in spec for luma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the luma location (xP, yP) at the current layer.	
		Programming Notes	
		This value is computed by driver.	
11	31:13	Reserved	
		Format:	MBZ
	12:8	IL_PixChromaShiftY	
		Format:	U5
		This field is set equal to ShiftY computed as in equation G-46 in Spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.	



MFX_SVC_INTERLAYER_STATE

Programming Notes			
This value is computed by driver.			
7:5	Reserved	Format:	MBZ
4:0	IL_PixChromaShiftX	Format:	U5
This field is set equal to ShiftX computed as in equation G-45 in Spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.			
Programming Notes			
This value is computed by driver.			
12	31:0	IL_PixChromaScaleX	Format: U32
This field is set equal to ScaleX computed as in equation G-47 in Spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.			
Programming Notes			
This value is computed by driver.			
13	31:0	IL_PixChromaScaleY	Format: U32
This field is set equal to ScaleY computed as in equation G-48 in Spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.			
Programming Notes			
This value is computed by driver.			
14	31:0	IL_PixChromaAddX	Format: U32
This field is set equal to AddX computed as in equation of G-50 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.			
Programming Notes			
This value is computed by driver.			
15	31:0	IL_PixChromaAddYbf0	Format: U32
This field is set equal to AddY computed as in equation of G-53 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.			
Programming Notes			



MFX_SVC_INTERLAYER_STATE

		This value is computed by driver.						
16	31:0	IL_PixChromaAddYbf1 Format: U32 This field is set equal to AddY computed as in equation of G-56 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value is computed by driver.</td><td></td></tr><tr><td>This field is not used and must be 0.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></tbody></table>	Programming Notes	Project	This value is computed by driver.		This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
Programming Notes	Project							
This value is computed by driver.								
This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)							
17	31:21	Reserved Format: MBZ						
	20:16	IL_PixChromaDeltaYbf1 Format: U5 This field is set equal to DeltaY computed as in equation of G-57 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value is computed by driver.</td><td></td></tr><tr><td>This field is not used and must be 0.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></tbody></table>	Programming Notes	Project	This value is computed by driver.		This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
Programming Notes	Project							
This value is computed by driver.								
This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)							
	15:13	Reserved Format: MBZ						
	12:8	IL_PixChromaDeltaYbf0 Format: U5 This field is set equal to DeltaY computed as in equation of G-54 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer. <table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>This value is computed by driver.</td></tr></tbody></table>	Programming Notes	This value is computed by driver.				
Programming Notes								
This value is computed by driver.								
	7:5	Reserved Format: MBZ						
	4:0	IL_PixChromaDeltaX Format: U5 This field is set equal to DeltaX computed as in equation of G-51 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling.						



MFX_SVC_INTERLAYER_STATE

		given the chroma location (xP, yP) at the current layer.						
Programming Notes								
This value is computed by driver.								
18	31:20	Reserved						
		Format: MBZ						
	19:16	IL_PixChromaRefPhaseYbf1						
		Format: S3						
		This field is set equal to RefPhaseY computed as in equation of G42 if RefLayerFrameMbsOnlyFlag = 1 and frame_mbs_only_flag = 0, or as in equation of G-44 if RefLayerFrameMbsOnlyFlag = 0 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16 th in resampling, given the chroma location (xP, yP) at the current layer.						
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Programming Notes</th><th style="text-align: center;">Project</th></tr></thead><tbody><tr><td>This value is computed by driver.</td><td></td></tr><tr><td>This field is not used and must be 0.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></tbody></table>	Programming Notes	Project	This value is computed by driver.		This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
Programming Notes	Project							
This value is computed by driver.								
This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)							
	15:12	IL_PixChromaRefPhaseYPlus1bf0						
		This field is set equal to ref_layer_chroma_phase_y_plus1 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16 th in resampling, given the chroma location (xP, yP) at the current layer.						
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Programming Notes</th></tr></thead><tbody><tr><td>This value is computed by driver.</td></tr></tbody></table>	Programming Notes	This value is computed by driver.				
Programming Notes								
This value is computed by driver.								
	11	IL_PixChromaRefPhaseXPlus1						
		This field is set equal to ref_layer_chroma_phase_x_plus1_flag in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16 th in resampling, given the chroma location (xP, yP) at the current layer.						
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Programming Notes</th></tr></thead><tbody><tr><td>This value is computed by driver.</td></tr></tbody></table>	Programming Notes	This value is computed by driver.				
Programming Notes								
This value is computed by driver.								
	10:9	Reserved						
		Format: MBZ						
	8	IL_PixChromaPhaseXPlus1						
		This field is set equal to chroma_phase_x_plus1_flag in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16 th in resampling, given the chroma location (xP, yP) at the current layer.						
		<table border="1" style="width: 100%;"><thead><tr><th style="text-align: center;">Programming Notes</th></tr></thead><tbody><tr><td>This value is computed by driver.</td></tr></tbody></table>	Programming Notes	This value is computed by driver.				
Programming Notes								
This value is computed by driver.								
	7:4	IL_PixChromaPhaseYbf1						



MFX_SVC_INTERLAYER_STATE

	<p>Format:</p> <p>This field is set equal to PhaseY computed as in equation of G-41 if RefLayerFrameMbsOnlyFlag = 1 and frame_mbs_only_flag = 0, or as in equation of G-43 if RefLayerFrameMbsOnlyFlag = 0 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.</p> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value is computed by driver.</td><td></td></tr><tr><td>This field is not used and must be 0.</td><td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr></tbody></table>	Programming Notes	Project	This value is computed by driver.		This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	S3
Programming Notes	Project							
This value is computed by driver.								
This field is not used and must be 0.	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)							
3:0	<p>IL_PixChromaPhaseYPlus1bf0</p> <p>This field is set equal to chroma_phase_y_plus1 in spec for chroma component. This field is used to derive the reference layer sample location in units of 1/16th in resampling, given the chroma location (xP, yP) at the current layer.</p> <table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>This value is computed by driver.</td></tr></tbody></table>	Programming Notes	This value is computed by driver.					
Programming Notes								
This value is computed by driver.								



MFX_SVC_INTERLAYER_MV_STATE

MFX_SVC_INTERLAYER_MV_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_AVC_IMG_STATE
		Format:	OpCode
	26:24	Media Command OpCode	
		Default Value:	1h SVC_COMMON
		Format:	OpCode
	23:21	subOpcodeA	
		Default Value:	0h AVC Common
		Format:	OpCode
	20:16	subOpcodeB	
		Default Value:	Bh
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	005Fh DWORD_COUNT_n
		Format:	=n Length -2
1..96	191:177	Reserved	
		Format:	MBZ
	176:160	RefPic_IL MVdOYftf[0, ..., 15]	
		Exists If:	//RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1
		Format:	U17
		This field is set equal to dOY computed as in equation of G-231 in spec corresponding to	



MFX_SVC_INTERLAYER_MV_STATE

		<p>reference pictures 0, ..., 15. This field is used for motion vector scaling.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
159:145	Reserved	<p>Format: MBZ</p>
144:128	RefPic_IL MVdOXftf[0, ..., 15]	<p>Exists If: //RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1 Format: U17</p> <p>This field is set equal to dOX computed as in equation of G-230 in spec corresponding to reference pictures 0, ..., 15. This field is used for motion vector scaling.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
127:96	RefPic_IL MVCropChgScaleY1ftf[0, ..., 15]	<p>Exists If: //RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1 Format: U32</p> <p>This field is set equal to ScaleY computed as in equation of G-241 in spec corresponding to reference pictures 0, ..., 15. This field is used for motion vector scaling.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
95:64	RefPic_IL MVCropChgScaleX1ftf[0, ..., 15]	<p>Exists If: //RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1 Format: U32</p> <p>This field is set equal to ScaleX computed as in equation of G-240 in spec corresponding to reference pictures 0, ..., 15. This field is used for motion vector scaling.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>
63:32	RefPic_IL MVScaleY1ftf[0, ..., 15]	<p>Exists If: //RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1 Format: U32</p> <p>This field is set equal to ScaleY computed as in equation of G-235 in spec corresponding to reference pictures 0, ..., 15. This field is used for motion vector scaling.</p> <p>Programming Notes</p> <p>This value is computed by driver.</p>



MFX_SVC_INTERLAYER_MV_STATE

	31:0	RefPic_IL MVScaleX1ftf[0, ..., 15]
		Exists If: //RefLayerFrameMbsOnlyFlag = 1 and FrameMbsOnlyFlag=1
		Format: U32
This field is set equal to ScaleX computed as in equation of G-234 in spec corresponding to reference pictures 0, ..., 15.		
This field is used for motion vector scaling.		
Programming Notes		
This value is computed by driver.		



MFX_SVC_SLICE_STATE

MFX_SVC_SLICE_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_AVC_IMG_STATE
		Format:	OpCode
	26:24	Media Command OpCode	
		Default Value:	1h SVC_COMMON
		Format:	OpCode
	23:21	subOpcodeA	
		Default Value:	0h AVC Common
		Format:	OpCode
	20:16	subOpcodeB	
		Default Value:	Ch
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
1	11:0	DWord Length	
		Default Value:	0001h DWORD_COUNT_n
		Format:	=n Length - 2
1	31:24	RefLayerDQId	
		Format:	U8
This field specifies the layer representation inside the current coded picture that is used for inter-layer prediction of the current layer representation.			
This field is set to (DependencyId >> 4) + QualityId where DependencyId and QualityId is associated with the layer representation that is used for inter-layer prediction of the current layer representation.			



MFX_SVC_SLICE_STATE

23:20	ScanIdxEnd
	Format: U4
This field specifies the last scanning position for the transform coefficient levels in the current slice.	
Note: ScanIdxEnd can take value smaller than ScanIdxStart. However, when default_base_mode_flag is equal to 1, (slice_type % 5) is equal to 2, and entropy_coding_mode_flag is equal to 0 (CAVLC), it is a requirement that the value of ScanIdxEnd is greater than or equal to ScanIdxStart.	
Programming Notes	
The programming range is 0...15.	
19:16	ScanIdxStart
	Format: U4
This field specifies the first scanning position for the transform coefficient levels in the current slice.	
Note: ScanIdxEnd can take value smaller than ScanIdxStart. However, when default_base_mode_flag is equal to 1, (slice_type % 5) is equal to 2, and entropy_coding_mode_flag is equal to 0 (CAVLC), it is a requirement of bitstream conformance that the value of scan_idx_end is greater than or equal to scan_idx_start.	
15:9	Reserved
	Format: MBZ
8	SliceSkippedFlag
	Format: U1
This field specifies the presence of the slice data in scalable extension syntax structure. If this flag is set, HW will reconstruct the slice pixel internally in both encoder and decoder process with inferred data only.	
In the decode mode, the syntax elements for the macroblock layer of the slice are derived by the following process:	
<ul style="list-style-type: none">• CurrMbAddr is equal to first_mb_in_slice * (1 + MbaffFrameFlag);• The variable mbIdx proceeds over the values 0..num_mbs_in_slice_minus1, and for each value of mbIdx, the following ordered steps are specified:<ol style="list-style-type: none">a. The bitstream shall not contain data that result in InCropWindow(CurrMbAddr) equal to 0.b. For the macroblock with address CurrMbAddr, the syntax elements mb_skip_flag (when applicable), mb_skip_run (when applicable), mb_field_decoding_flag, base_mode_flag, residual_prediction_flag and coded_block_pattern shall be inferred as follows:<ul style="list-style-type: none">o mb_skip_flag (when applicable) and mb_skip_run (when applicable) are inferred to be equal to 0.o mb_field_decoding_flag is inferred to be equal to 0.o base_mode_flag is inferred to be equal to 1.	



MFX_SVC_SLICE_STATE

- residual_prediction_flag is inferred to be equal to 1.
 - coded_block_pattern is inferred to be equal to 0.
 - QPY is inferred to be equal to SliceQPY.
 - QP'Y is inferred to be equal to (QPY + QpBdOffsetY).
- c. When the variable mbIdx is less than num_mbs_in_slice_minus1, CurrMbAddr is set to NextMbAddress(CurrMbAddr). The bitstream shall not contain data that result in CurrMbAddr being set equal to a value that is not less than PicSizeInMbs.

Value	Name	Description
0		The slice data in scalable extension syntax structure is present in the NAL unit
1		The slice data in scalable extension syntax structure is not present in the NAL unit.

TcoeffLvlPredFlag

Format:	U1
---------	----

Value	Name	Description
0		The coeff prediction is performed in stCoeff if applicable.
1		The coeff prediction is performed in tCoeff and prediction modes are inferred from reference layer when applicable.

Programming Notes

When tcoeff_level_prediction_flag is equal to 1, the following constraints shall be obeyed:

- a. The slices of the reference layer representation (with DQId equal to ref_layer_dq_id) shall have no_inter_layer_pred_flag equal to 1 or tcoeff_level_prediction_flag equal to 1;
- b. All elements of ScalingList4x4 shall be the same for the slices of the current layer representation and all slices of the reference layer representation (with DQId equal to the value of ref_layer_dq_id);
- c. All elements of ScalingList8x8 shall be the same for the slices of the current layer representation and all slices of the reference layer representation (with DQId equal to the value of ref_layer_dq_id);
- d. The value of the syntax element use_ref_base_pic_flag shall be equal to 0 for the slices of the current layer representation and all slices of the reference layer representation (with DQId equal to the value of ref_layer_dq_id);
- e. When slice_skip_flag is equal to 1, the value of constrained_intra_pred_flag for the current layer representation shall be identical to the value of constrained_intra_pred_flag for the reference layer representation (with DQId equal to ref_layer_dq_id).

AdaptMotionPredFlag

Format:	U1
---------	----

Value	Name	Description
-------	------	-------------



MFX_SVC_SLICE_STATE

		0		motion prediction flag is not present in the macroblock layer in scalable extension.
		1		motion prediction flag is present in the macroblock layer in scalable extension.
5	DefaultMotionPredFlag			
	Format:			
				Description
	0			Motion_prediction_flag_l0 and motion_prediction_flag_l1 are inferred to be 0 when they are not present in macroblock layer in scalable extension.
	1			Motion_prediction_flag_l0 and motion_prediction_flag_l1 are inferred to be 1 when they are not present in macroblock layer in scalable extension.
	Programming Notes			
	If AdaptiveMotionPredFlag is 1, this field is ignored.			
4	AdaptResidPredFlag			
	Format:			
				Description
	0			Residual prediction flag is not present in the macroblock layer in scalable extension.
	1			Residual prediction flag is present in the macroblock layer in scalable extension.
3	DefaultResidPredFlag			
	Format:			
				Description
	0			Residual_prediction_flag is inferred to be 0 when they are not present in macroblock layer in scalable extension.
	1			Residual_prediction_flag is inferred to be 1 when they are not present in macroblock layer in scalable extension.
2	AdaptBaseModeFlag			
	Format:			
				Description
	0			Base mode flag is not present in the macroblock in scalable extension;
	1			Base mode flag is present in the macroblock in scalable extension.
	Programming Notes			
	If default base mode flag = 1, the adaptive motion prediction flag and default motion			



MFX_SVC_SLICE_STATE

		<p>prediction flag is not present in the slice header.</p>																				
	1	<p>DefaultBaseModeFlag</p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>Base mode flag is inferred to be 0 when it is not present in macroblock layer in scalable extension.</td></tr> <tr> <td>1</td><td></td><td>Base mode flag is inferred to be 1 when it is not present in macroblock layer in scalable extension and the adaptive motion prediction flag and default motion prediction flag is not present in slice header.</td></tr> </tbody> </table>	Format:	U1	Value	Name	Description	0		Base mode flag is inferred to be 0 when it is not present in macroblock layer in scalable extension.	1		Base mode flag is inferred to be 1 when it is not present in macroblock layer in scalable extension and the adaptive motion prediction flag and default motion prediction flag is not present in slice header.									
Format:	U1																					
Value	Name	Description																				
0		Base mode flag is inferred to be 0 when it is not present in macroblock layer in scalable extension.																				
1		Base mode flag is inferred to be 1 when it is not present in macroblock layer in scalable extension and the adaptive motion prediction flag and default motion prediction flag is not present in slice header.																				
	0	<p>NoInterLayerPredFlag</p> <table border="1"> <tr> <td>Format:</td><td>U1</td></tr> </table> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>Macroblocks in the current slice may have inter-layer prediction</td></tr> <tr> <td>1</td><td></td><td>Macroblocks in the current slice do not have inter-layer prediction</td></tr> </tbody> </table>	Format:	U1	Value	Name	Description	0		Macroblocks in the current slice may have inter-layer prediction	1		Macroblocks in the current slice do not have inter-layer prediction									
Format:	U1																					
Value	Name	Description																				
0		Macroblocks in the current slice may have inter-layer prediction																				
1		Macroblocks in the current slice do not have inter-layer prediction																				
2	31:19	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ																		
Format:	MBZ																					
	18:16	<p>Disable_DLKFilterIdc</p> <table border="1"> <tr> <td>Format:</td><td>U3</td></tr> </table> <p>This field specifies whether the operation of the deblocking filter shall be disabled across some block edges of the slice, specifies for which edges the filtering is disabled, and specifies the order of deblocking filter operations.</p> <p>The values 0 to 6h of Disable_DLKFilterIdc specify the deblocking filter operations as follows:</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td></td><td>Specifies that all luma and chroma block edges of the slice are filtered</td></tr> <tr> <td>1h</td><td></td><td>Specifies that deblocking is disabled for all block edges of the slice</td></tr> <tr> <td>2h</td><td></td><td>Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.</td></tr> <tr> <td>3h</td><td></td><td> <p>specifies a two stage deblocking filter process for the slice :</p> <ul style="list-style-type: none"> a. All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), b. Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass. </td></tr> <tr> <td></td><td>4h</td><td>Specifies that all luma block edges of the slice are filtered, but the deblocking of the chroma block edges is entirely disabled. (Similar to case 0, with chroma deblocking disabled)</td></tr> </tbody> </table>	Format:	U3	Value	Name	Description	0		Specifies that all luma and chroma block edges of the slice are filtered	1h		Specifies that deblocking is disabled for all block edges of the slice	2h		Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.	3h		<p>specifies a two stage deblocking filter process for the slice :</p> <ul style="list-style-type: none"> a. All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), b. Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass. 		4h	Specifies that all luma block edges of the slice are filtered, but the deblocking of the chroma block edges is entirely disabled. (Similar to case 0, with chroma deblocking disabled)
Format:	U3																					
Value	Name	Description																				
0		Specifies that all luma and chroma block edges of the slice are filtered																				
1h		Specifies that deblocking is disabled for all block edges of the slice																				
2h		Specifies that all luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries.																				
3h		<p>specifies a two stage deblocking filter process for the slice :</p> <ul style="list-style-type: none"> a. All luma and chroma block edges of the slice are filtered, but with no filtering across slice boundaries (as if disable_deblocking_filter_idc were equal to 2), b. Then luma and chroma block edges that coincide with slice boundaries are filtered in the second pass. 																				
	4h	Specifies that all luma block edges of the slice are filtered, but the deblocking of the chroma block edges is entirely disabled. (Similar to case 0, with chroma deblocking disabled)																				



MFX_SVC_SLICE_STATE

		5h		Specifies that only all luma block edges of the slice are filtered, but with no filtering across slice boundaries.), and that deblocking for chroma block edges of the slice is entirely disabled. (Similar to case 2, with chroma deblocking disabled)									
		6h		Specifies a two stage deblocking filter process for only luma block edges of the slice, and that deblocking for chroma block edges of the slice is entirely disabled. (Similar to case 3, with chroma deblocking disabled.)									
Programming Notes													
When no_inter_layer_pred_flag is equal to 1 or tcoeff_level_prediction_flag is equal to 1, the value of Disable_DLKFilterIdc shall be in the range of 0 to 2, inclusive.													
15:14	Reserved	Format:		MBZ									
13	IL_MotionStrmInEnable	Format:		U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Motion Info Stream In is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer Motion Info Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer Motion Info Stream In is disabled.	1		Inter Layer Motion Info Stream In is enabled.		
Value	Name	Description											
0		Inter Layer Motion Info Stream In is disabled.											
1		Inter Layer Motion Info Stream In is enabled.											
12	IL_CoeffPredStrmInEnable	Format:		U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer CoeffPred Stream In is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer CoeffPred Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer CoeffPred Stream In is disabled.	1		Inter Layer CoeffPred Stream In is enabled.		
Value	Name	Description											
0		Inter Layer CoeffPred Stream In is disabled.											
1		Inter Layer CoeffPred Stream In is enabled.											
11	IL_tCoeffLvlStrmInEnable	Format:		U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer tCoeff Stream In is disabled</td></tr><tr><td>1</td><td></td><td>Inter Layer tCoeff Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer tCoeff Stream In is disabled	1		Inter Layer tCoeff Stream In is enabled.		
Value	Name	Description											
0		Inter Layer tCoeff Stream In is disabled											
1		Inter Layer tCoeff Stream In is enabled.											
10	IL_StCoeffStrmInEnable	Format:		U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer stCoeff Stream In is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer stCoeff Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer stCoeff Stream In is disabled.	1		Inter Layer stCoeff Stream In is enabled.		
Value	Name	Description											
0		Inter Layer stCoeff Stream In is disabled.											
1		Inter Layer stCoeff Stream In is enabled.											
9	IL_ResidStrmInEnable												



MFX_SVC_SLICE_STATE

		Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Residual Stream In is disabled</td></tr><tr><td>1</td><td></td><td>Inter Layer Residual Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer Residual Stream In is disabled	1		Inter Layer Residual Stream In is enabled.	
Value	Name	Description										
0		Inter Layer Residual Stream In is disabled										
1		Inter Layer Residual Stream In is enabled.										
8	L_PixStrmInEnable	Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Intra Pixel Stream In is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer Intra Pixel Stream In is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer Intra Pixel Stream In is disabled.	1		Inter Layer Intra Pixel Stream In is enabled.	
Value	Name	Description										
0		Inter Layer Intra Pixel Stream In is disabled.										
1		Inter Layer Intra Pixel Stream In is enabled.										
7:6	Reserved	Format:	MBZ									
5	IL_MotionStrmOutEnable	Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Motion Info Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer Motion Info Stream Out is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer Motion Info Stream Out is disabled.	1		Inter Layer Motion Info Stream Out is enabled.	
Value	Name	Description										
0		Inter Layer Motion Info Stream Out is disabled.										
1		Inter Layer Motion Info Stream Out is enabled.										
4	IL_CoeffPredStrmOutEnable	Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer CoeffPred Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer CoeffPred Stream Out is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer CoeffPred Stream Out is disabled.	1		Inter Layer CoeffPred Stream Out is enabled.	
Value	Name	Description										
0		Inter Layer CoeffPred Stream Out is disabled.										
1		Inter Layer CoeffPred Stream Out is enabled.										
3	IL_tCoeffLvlStrmOutEnable	Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer tCoeff Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer tCoeff Stream Out is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer tCoeff Stream Out is disabled.	1		Inter Layer tCoeff Stream Out is enabled.	
Value	Name	Description										
0		Inter Layer tCoeff Stream Out is disabled.										
1		Inter Layer tCoeff Stream Out is enabled.										
2	IL_StCoeffStrmOutEnable	Format:	U1									
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer stCoeff Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer stCoeff Stream Out is enabled.</td></tr></tbody></table>	Value	Name	Description	0		Inter Layer stCoeff Stream Out is disabled.	1		Inter Layer stCoeff Stream Out is enabled.	
Value	Name	Description										
0		Inter Layer stCoeff Stream Out is disabled.										
1		Inter Layer stCoeff Stream Out is enabled.										



MFX_SVC_SLICE_STATE

1	IL_ResidStrmOutEnable									
	Format:	U1								
	<table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Residual Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer Residual Stream Out is enabled.</td></tr></tbody></table>		Value	Name	Description	0		Inter Layer Residual Stream Out is disabled.	1	
Value	Name	Description								
0		Inter Layer Residual Stream Out is disabled.								
1		Inter Layer Residual Stream Out is enabled.								
0	L_PixStrmOutEnable									
	Format:	U1								
	<table><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Inter Layer Intra Pixel Stream Out is disabled.</td></tr><tr><td>1</td><td></td><td>Inter Layer Intra Pixel Stream Out is enabled.</td></tr></tbody></table>		Value	Name	Description	0		Inter Layer Intra Pixel Stream Out is disabled.	1	
Value	Name	Description								
0		Inter Layer Intra Pixel Stream Out is disabled.								
1		Inter Layer Intra Pixel Stream Out is enabled.								



MFD_AVC_PICID_STATE

MFD_AVC_PICID_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_MULTI_DW Format: OpCode
	26:24	Media Command Opcode Default Value: 1h MFD_AVC_DPB_STATE Format: OpCode
	23:21	SubOpcode A Default Value: 1h DEC Format: OpCode
	20:16	SubOpcode B Default Value: 5h MEDIA_ Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 0008h Excludes DWord (0,1) Project: DevHSW+ Format: =n Total Length - 2
1	31:1	Reserved Project: All



MFD_AVC_PICID_STATE

		Format:	MBZ		
	0	PictureID Remapping Disable			
	0	Project:	DevHSW+		
		Value	Name	Description	Project
		0h	AVC decoder will use 16 bits Picture ID to handle DMV and identify the reference picture	Desc	All
		1h	AVC decoder will use 4 bits FrameStoreID (index to RefFrameList) to handle DMV and identify the reference picture	Desc	All
		Programming Notes			
		If Picture ID Remapping Disable is "1", PictureIDList will not be used.			
2..9	31:0	PictureIDList[16][16 bits]			
2..9	31:0	Project:	DevHSW+		
2..9	31:0	One-to-one correspondence with the entries of the Intel RefFrameList[16]. 16 bits per reference frame. PictureID of each Frame uniquely identifies the reference picture across frames. The same number cannot be reused until the reference picture is completely retired(no longer used for reference). When an element of the list of frames is not relevant (e.g., due to the corresponding reference entry being empty or being marked as "not used for reference"), the value of the LTSTFrameNumList entry shall be set to 0.			



MFD_AVC_DPB_STATE

MFD_AVC_DPB_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_MULTI_DW
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	1h AVC_DEC
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	6h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Format:	=n Total Length - 2
Value	Name		Project
19h	Excludes DWord (0,1) [Default]		HSW:GT3
9h	Excludes DWord (0,1) [Default]		EXCLUDE(HSW:GT3)



MFD_AVC_DPB_STATE

1	31:16	LongTermFrame_Flag[16][1 bit] One-to-one correspondence with the entries of the Intel RefFrameList[16]. 1 bit per reference frame. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1</td><td>the picture is a long term reference picture</td></tr><tr><td>0</td><td>the picture is a short term reference picture</td></tr></tbody></table>	Value	Name	1	the picture is a long term reference picture	0	the picture is a short term reference picture							
Value	Name														
1	the picture is a long term reference picture														
0	the picture is a short term reference picture														
15:0 Non-ExistingFrame_Flag[16][1 bit] One-to-one correspondence with the entries of the Intel RefFrameList[16]. 1 bit per reference frame. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td>INVALID</td><td>the reference picture in that entry of RefFrameList[] does not exist anymore.</td></tr><tr><td>0</td><td>VALID</td><td>the reference picture in that entry of RefFrameList[] is a valid reference</td></tr></tbody></table>	Value	Name	Description	1	INVALID	the reference picture in that entry of RefFrameList[] does not exist anymore.	0	VALID	the reference picture in that entry of RefFrameList[] is a valid reference						
Value	Name	Description													
1	INVALID	the reference picture in that entry of RefFrameList[] does not exist anymore.													
0	VALID	the reference picture in that entry of RefFrameList[] is a valid reference													
2	31:0	Programming Notes When an element of the list of frames is not relevant (e.g., due to the corresponding reference entry being empty or being marked as "not used for reference"), the value of the corresponding bit of NonExistingFrameFlags shall be set to 0.													
		UsedForReference_Flag[16][2 bits] One-to-one correspondence with the entries of the Intel RefFrameList[16]. 2 bits per reference frame. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>NOT_REFERENCE</td><td>indicates a frame is "not used for reference".</td></tr><tr><td>1</td><td>TOP_FIELD</td><td>bit[0] indicates that the top field of a frame is marked as "used for reference".</td></tr><tr><td>2</td><td>BOTTOM_FIELD</td><td>bit[1] indicates that the bottom field of a frame is marked as "used for reference".</td></tr><tr><td>3</td><td>FRAME</td><td>bit[1:0] indicates that a frame (or field pair) is marked as "used for reference".</td></tr></tbody></table>	Value	Name	Description	0	NOT_REFERENCE	indicates a frame is "not used for reference".	1	TOP_FIELD	bit[0] indicates that the top field of a frame is marked as "used for reference".	2	BOTTOM_FIELD	bit[1] indicates that the bottom field of a frame is marked as "used for reference".	3
Value	Name	Description													
0	NOT_REFERENCE	indicates a frame is "not used for reference".													
1	TOP_FIELD	bit[0] indicates that the top field of a frame is marked as "used for reference".													
2	BOTTOM_FIELD	bit[1] indicates that the bottom field of a frame is marked as "used for reference".													
3	FRAME	bit[1:0] indicates that a frame (or field pair) is marked as "used for reference".													
3..10	31:0	LTSTFrameNumList[16][16 bits] One-to-one correspondence with the entries of the Intel RefFrameList[16]. 16 bits per reference frame. Depending on the corresponding LongTermFrame_Flag[], the content of this field is interpreted differently. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td>LongTermFrame_Flag[i]</td><td>LTSTFrameNumList[i] represent LongTermFrameIdx.</td></tr><tr><td>0</td><td>LongTermFrame_Flag[i]</td><td>LTSTFrameNumList[i] represent Short Term Picture FrameNum.</td></tr></tbody></table> Programming Notes	Value	Name	Description	1	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent LongTermFrameIdx.	0	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent Short Term Picture FrameNum.				
Value	Name	Description													
1	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent LongTermFrameIdx.													
0	LongTermFrame_Flag[i]	LTSTFrameNumList[i] represent Short Term Picture FrameNum.													



MFD_AVC_DPB_STATE

		When an element of the list of frames is not relevant (e.g., due to the corresponding reference entry being empty or being marked as "not used for reference"), the value of the LTSTFrameNumList entry shall be set to 0.										
11..18 Project: DevHSW:GT3	31:0	<p>ViewIDList[16][16 bits]</p> <table border="1"><tr><td>Project:</td><td>DevHSW:GT3</td></tr><tr><td colspan="2">One-to-one correspondence with the entries of the Intel RefFrameList[16]. 16 bits per reference frame. The view ids are 10-bits, the upper 6 bits are ignored."000000" & ViewId1[9:0] & "000000" & ViewId0[9:0]</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">When an Intel RefFrameList[i] is not an valid entries, Viewid should be set to 0x00</td></tr></table>	Project:	DevHSW:GT3	One-to-one correspondence with the entries of the Intel RefFrameList[16]. 16 bits per reference frame. The view ids are 10-bits, the upper 6 bits are ignored."000000" & ViewId1[9:0] & "000000" & ViewId0[9:0]		Programming Notes		When an Intel RefFrameList[i] is not an valid entries, Viewid should be set to 0x00			
Project:	DevHSW:GT3											
One-to-one correspondence with the entries of the Intel RefFrameList[16]. 16 bits per reference frame. The view ids are 10-bits, the upper 6 bits are ignored."000000" & ViewId1[9:0] & "000000" & ViewId0[9:0]												
Programming Notes												
When an Intel RefFrameList[i] is not an valid entries, Viewid should be set to 0x00												
19..22 Project: DevHSW:GT3	31:0	<p>ViewOrderListL0[16][8 bits]</p> <table border="1"><tr><td>Project:</td><td>DevHSW:GT3</td></tr><tr><td colspan="2">One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">When the ViewOrderListL0[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF</td></tr><tr><td colspan="2">Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.</td></tr></table>	Project:	DevHSW:GT3	One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]		Programming Notes		When the ViewOrderListL0[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF		Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.	
Project:	DevHSW:GT3											
One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]												
Programming Notes												
When the ViewOrderListL0[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF												
Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.												
23..26 Project: DevHSW:GT3	31:0	<p>ViewOrderListL1[16][8 bits]</p> <table border="1"><tr><td>Project:</td><td>DevHSW:GT3</td></tr><tr><td colspan="2">One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">When the ViewOrderListL1[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF</td></tr><tr><td colspan="2">Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.</td></tr></table>	Project:	DevHSW:GT3	One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]		Programming Notes		When the ViewOrderListL1[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF		Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.	
Project:	DevHSW:GT3											
One-to-one correspondence with the entries of the Intel RefFrameList[16]. 8 bits per reference frame. The view order need 4-bits, the upper 4 bits are ignored. 0000 & ViewOrder3[3:0] & 0000 & ViewOrder2[3:0] & 0000 & ViewOrder1[3:0] & 0000 & ViewOrder0[3:0]												
Programming Notes												
When the ViewOrderListL1[i] is not an valid inter-view reference, its corresponding ViewOrder should be set to 0xF												
Since only interview with the same polarity will be used, there is no need to have field bit in this list. Hardware is going to append correct polarity bit as needed.												



MFD_AVC_SLICEADDR

MFD_AVC_SLICEADDR			
Project:	HSW		
Source:	VideoCS		
Length Bias:	2		
<p>This is a Slice level command used only for DXVA2 AVC Short Slice Bitstream Format VLD mode. When decoding a slice, H/W needs to know the last MB of the slice has reached in order to start decoding the next slice. It also needs to know if a slice is terminated but the last MB has not reached, error concealment should be invoked to generate those missing MBs. For AVC DXVA2 Short Format, the only way to know the last MB position of the current slice, H/W needs to snoop into the next slice's start MB address (a linear address encoded in the Slice Header). Since each BSD Object command can have only one indirect bitstream buffer address, this command is added to help H/W to snoop into the next slice's slice header and retrieve its Start MB Address. This command will take the next slice's bitstream buffer address as input (exactly the same way as a BSD Object command), and parse only the first_mb_in_slice syntax element. The result will be stored inside the H/W, and will be used to decode the current slice specified in the BSD Object command. Only the very first few bytes (max 5 bytes for a max 4K picture) of the Slice Header will be decoded, the rest of the bitstream are don't care. This is because the first_mb_in_slice is encoded in Exponential Golomb, and will take 33 bits to represent the max $256 \times 256 = 64K-1$ value. The indirect data of MFD_AVC_SLICEADDR is a valid BSD object and is decoded as in BSD OBJECT command. The next Slice Start MB Address is also exposed to the MMIO interface. The Slice Start MB Address (first_mb_in_slice) is a linear MB address count; but it is translated into the corresponding 2D MB X and Y raster position, and are stored internally as NextSliceMbY and NextSliceMbX.</p>			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFD_AVC_SLICEADDR
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	1h AVC_DEC
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	7h
		Format:	OpCode



MFD_AVC_SLICEADDR

	15:12	Reserved	Format:	MBZ
	11:0	DWord Length	Format:	=n Total Length - 2
			Value	Name
			1h	Excludes DWord (0,1) [Default]
1	27:24	Reserved	Format:	MBZ
	23:0	Indirect BSD Data Length	Format:	U24 in bytes
			This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. Driver always programs this up to 5 bytes; for bitstream less than 5 bytes, driver program the lesser value. (Emulation Prevention Byte should never happen for the first 5 bytes when the max picture size can only be 4Kx4K)It is the length in bytes of the bitstream data for the current slice, including Slice Header + Slice Data + Emulation Prevention Bytes + any filling trailing zeros after the last MB. Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly in both CABAC and CAVLC modes.	
2	31:29	Reserved	Format:	MBZ
	28:0	Indirect BSD Data Start Address	This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the MFD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLD Modes. In implementing a phantom slice at the end of a picture for automatic error concealment, this field should set to 0. It includes the NAL Header Byte. (but does not perform EMU detection). Must provide a valid MB address, even if error. MB must be clamped to within a pic boundary.	
			Value	Name
			[0,512MB)	
3				



MFD_AVC_BSD_OBJECT

MFD_AVC_BSD_OBJECT							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode					
	28:27	Pipeline Default Value: 2h MFD_AVC_BSD_OBJECT Format: OpCode					
	26:24	Media Command Opcode Default Value: 1h AVC_DEC Format: OpCode					
	23:21	SubOpcode A Default Value: 1h Format: OpCode					
	20:16	SubOpcode B Default Value: 8h Format: OpCode					
	15:12	Reserved Format: MBZ					
	11:0	DWord Length Format: =n Total Length - 2					
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>4h</td><td>Excludes DWord (0,1) = 0004 [Default]</td><td>HSW</td></tr></tbody></table>	Value	Name	Project	4h	Excludes DWord (0,1) = 0004 [Default]
Value	Name	Project					
4h	Excludes DWord (0,1) = 0004 [Default]	HSW					
1	27:24	Reserved					



MFD_AVC_BSD_OBJECT

		Format:	MBZ				
	23:0	Indirect BSD Data Length					
<p>Format:</p> <p>Indirect BSD Data Length</p> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored.</p> <p>This field must have the same alignment as the Indirect Object Data Start Address.</p> <p>AVC Short Format : It is the length in bytes of the bitstream data for the current slice, including Slice Header + Slice Data + Emulation Prevention Bytes + any filling trailing zeros after the last MB.</p> <p>Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly in both CABAC and CAVLC modes.</p>							
<p>2</p> <p>Reserved</p> <p>Format:</p> <p>Indirect BSD Data Start Address</p> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the MFD Indirect Object Base Address.</p> <p>Hardware ignores this field if indirect data is not present.</p> <p>It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLD Modes.</p> <p>In implementing a phantom slice at the end of a picture for automatic error concealment, this field should set to 0.</p> <p>It includes the NAL Header (the NAL Header does not need to perform EMU detection). For AVC and SVC Base Layer, it is a single byte. But for SVC and MVC, the NAL Header is 4 Bytes long. These NAL Header Unit must be passed to HW in the compressed bitstream buffer.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,512MB)</td> <td style="padding: 2px;"></td> </tr> </tbody> </table>				Value	Name	[0,512MB)	
Value	Name						
[0,512MB)							
3.5	31:0	Inline Data	All the required Slice Header parameters and error handling settings are captured as InLine Data of the AVC_BSD_OBJECT command. It has a fixed size of 4 DWs. Its definition is described in the following section: Inline Data Description.				
	6						



MFC_AVC_PAK_OBJECT

MFC_AVC_PAK_OBJECT		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h MFC_AVC_PAK_OBJECT
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 1h AVC_ENC
		Format: OpCode
	23:21	SubOpcode A
		Default Value: 2h
		Format: OpCode
	20:16	SubOpcode B
		Default Value: 9h
		Format: OpCode
	15:12	Reserved
		Format: MBZ
	11:0	DWord Length
		Format: =n Length -2



MFC_AVC_PAK_OBJECT

			Value	Name	Project
			0009h	DWORD_COUNT_n [Default]	DevHSW:GT3:A
			000Ah	DWORD_COUNT_n [Default]	DevHSW, EXCLUDE(DevHSW:GT3:A)
1	31:10	Reserved			
		Format:		MBZ	
2	9:0	Indirect PAK-MV Data Length			This field provides the length in bytes of the indirect data, which contains all the MVs for the current MB (in any partitioning and subpartitioning form). A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect PAK-MV Data Start Address field is ignored. This field must have the same alignment as the Indirect PAK-MV Data Start Address. This field must be DW aligned (since each MV is 4 bytes in size). Driver has to derived this field from MVsize (MVquantity in DXVA, exact size) *4 bytes per MV.
		Format:		MBZ	
	31:29	Reserved			
		Format:		MBZ	
3..10	31:0	Indirect PAK-MV Data Start Address Offset			This field specifies the memory starting address (offset) of the MV data to be fetched into PAK Subsystem for processing. This pointer is relative to the MFC Indirect PAK-MV Object Base Address. Hardware ignores this field if indirect data is not present, i.e. the Indirect PAK-MV Data Length is set to 0. It is a Dword aligned address in all AVC encoding configuration, since each MV is 4 bytes in size.
		Format:		Value	Name
		[0,512MB)			
11 Project: DevHSW+, EXCLUDE(DevHSW:GT3:A)	31:16	Inline Data			All the required MB level controls and parameters for encoding are captured as inline data of the MFC_AVC_PAK_OBJECT command. It has a fixed size of 8 DWs. Its definition is described in the next section.
		Format:	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)	
	15:8	InterlayerMVPredEnabled (2-bit per 8x8 block)			Project: DevHSW+, EXCLUDE(DevHSW:GT3:A)
This field specifies whether the motion prediction prediction is used for each 8x8 block at L0 and L1 direction: Bit 8: Block 0, L0 direction Bit 9: Block 0, L1 direction Bit 10: Block 1, L0 direction Bit 11: Block 1, L1 direction Bit 12: Block 2, L0 direction					



MFC_AVC_PAK_OBJECT

		Bit 13: Block 2, L1 direction Bit 14: Block 3, L0 direction Bit 15: Block 3, L1 direction											
	7:3	Reserved <table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)	Format:	MBZ							
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)												
Format:	MBZ												
	2	InterlayerResidPredEnabled <table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A)</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>No inter layer residual prediction for the current macroblock.</td></tr><tr><td>1</td><td></td><td>Inter layer residual prediction is used for the current macroblock.</td></tr></tbody></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)	Value	Name	Description	0		No inter layer residual prediction for the current macroblock.	1		Inter layer residual prediction is used for the current macroblock.
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)												
Value	Name	Description											
0		No inter layer residual prediction for the current macroblock.											
1		Inter layer residual prediction is used for the current macroblock.											
	1	Reserved <table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A)</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)	Format:	MBZ							
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)												
Format:	MBZ												
	0	BaseModeFlag <table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A)</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td></td></tr><tr><td>1</td><td></td></tr></tbody></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)	Value	Name	0		1				
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A)												
Value	Name												
0													
1													
11..22 Project: Pre-DevHSW, DevHSW:GT3:A	31:0	VDEnc Mode Inline Data <table border="1"><tr><td>Project:</td><td>Pre-DevHSW, DevHSW:GT3:A</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>In VDEnc mode, PAK gets inline MVs. These DWs are placed in the PAK Object command in-order to facilitate PAK stand-alone validation mode. Its definition is described in the next section.</p>	Project:	Pre-DevHSW, DevHSW:GT3:A	Format:	U32							
Project:	Pre-DevHSW, DevHSW:GT3:A												
Format:	U32												



MFX_SVC_INTERLAYER_OBJECT

MFX_SVC_INTERLAYER_OBJECT		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_AVC_IMG_STATE Format: OpCode
	26:24	Media Command OpCode Default Value: 1h SVC Format: OpCode
	23:21	subOpcodeA Default Value: 3h Format: OpCode
	20:16	subOpcodeB Default Value: 1h Format: OpCode
	15:12	Reserved Format: MBZ
	11:0	DWord Length Default Value: 0000h DWORD_COUNT_n Format: =n Length -2



MFX_VC1_PRED_PIPE_STATE

MFX_VC1_PRED_PIPE_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_VC1_PRED_PIPE_STATE Format: OpCode
	26:24	Media Command Opcode Default Value: 2h VC1_COMMON Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 1h Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 0004h Excludes DWord (0,1) Project: All



MFX_VC1_PRED_PIPE_STATE

		Format:	=n Total Length - 2
1	31:16	Reserved	
		Format:	MBZ
	15:14	vin_intensitycomp_Double_FWDen	
		Format:	U2
		for forward reference picture only, to enable top or/and bottom of the reference field enable for single compensation. For frame, may only need one bit.	
		This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.	
	13:12	vin_intensitycomp_Double_BWDen	
		Format:	U2
		for backward reference picture only, no double for backward reference.	
		This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.	
	11:10	vin_intensitycomp_Single_FWDen	
		Format:	U2
		for forward reference picture only, to enable top or/and bottom of the reference field enable for single compensation. For frame, may only need one bit.	
		This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.	
	9:8	vin_intensitycomp_Single_BWDen	
		Format:	U2
		for backward reference picture only, no double for backward reference.	
		This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.	
	7:4	Reference Frame Boundary Replication Mode	
		Format:	U4
		This is a bit field with each bit indicating the corresponding picture's boundary replication mode.	
		Bit 11: reference 3	



MFX_VC1_PRED_PIPE_STATE

		Bit 10: reference 2 Bit 9: reference 1 Bit 8: reference 0 0 = progressive frame replication 1 = interlace frame replication This field is maintained and provided by driver for both long and short VC1 interface format.
	3:0	Reserved Format: MBZ
2	31:30	Reserved Format: MBZ
	29:24	LumShift2- single - FWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	23:22	Reserved Format: MBZ
	21:16	LumShift1 - single - FWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	15:14	Reserved Format: MBZ
	13:8	LumScale2 - single - FWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	7:6	Reserved Format: MBZ



MFX_VC1_PRED_PIPE_STATE

	5:0	LumScale1 - Single - FWD	Format:	U6
This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.				
3	31:30	Reserved	Format:	MBZ
	29:24	LumShift2- double - FWD	Format:	U6
This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.				
	23:22	Reserved	Format:	MBZ
	21:16	LumShift1 - double -FWD	Format:	U6
This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.				
	15:14	Reserved	Format:	MBZ
	13:8	LumScale2 - double - FWD	Format:	U6
This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.				
	7:6	Reserved	Format:	MBZ
	5:0	LumScale1 - double - FWD	Format:	U6
This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and				



MFX_VC1_PRED_PIPE_STATE

		wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
4	31:30	Reserved Format: MBZ
	29:24	LumShift2- single - BWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	23:22	Reserved Format: MBZ
	21:16	LumShift1 - single - BWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	15:14	Reserved Format: MBZ
	13:8	LumScale2 - single - BWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
	7:6	Reserved Format: MBZ
	5:0	LumScale1 - Single - BWD Format: U6 This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.
5	31:30	Reserved



MFX_VC1_PRED_PIPE_STATE

		Format:	MBZ
29:24	LumShift2- double - BWD	Format:	U6
	This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.		
23:22	Reserved	Format:	MBZ
21:16	LumShift1 - double -BWD	Format:	U6
	This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.		
15:14	Reserved	Format:	MBZ
13:8	LumScale2 - double - BWD	Format:	U6
	This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.		
7:6	Reserved	Format:	MBZ
5:0	LumScale1 - double - BWD	Format:	U6
	This field is maintained and provided by driver for both long and short VC1 interface format. And is derived from the intensity compensation enable flag, wBitstreamPCElement and wBitstreamFcodes parameters provided by the DXVA2 VC1 interface to the driver for each current picture.		



MFX_VC1_DIRECTMODE_STATE

MFX_VC1_DIRECTMODE_STATE		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h MFX_VC1_DIRECTMODE_STATE
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 2h VC1
		Format: OpCode
1	23:21	SubOpcode A
		Default Value: 0h Common
		Format: OpCode
	20:16	SubOpcode B
		Default Value: 2h MEDIA_
		Format: OpCode
	15:12	Reserved
		Project: All
		Format: MBZ
1	11:0	DWord Length
		Default Value: 0001h Excludes DWord (0,1)
		Project: All
		Format: =n Total Length - 2
1	31:6	Direct MV Write Buffer Base Address for the Current Picture



MFX_VC1_DIRECTMODE_STATE

		This field provides the base address of the DMV write buffer to store the motion vectors decoded in the current picture. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. This buffer must be 64-byte cacheline aligned. The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). This field is only valid for a P picture															
	5:4	Direct MV Write Buffer Base Address - Arbitration Priority Control Format: U2 Enumerated Type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td><td>All</td></tr><tr><td>01b</td><td>Second highest priority</td><td>All</td></tr><tr><td>10b</td><td>Third highest priority</td><td>All</td></tr><tr><td>11b</td><td>Lowest priority</td><td>All</td></tr></tbody></table>	Value	Name	Project	00b	Highest priority	All	01b	Second highest priority	All	10b	Third highest priority	All	11b	Lowest priority	All
Value	Name	Project															
00b	Highest priority	All															
01b	Second highest priority	All															
10b	Third highest priority	All															
11b	Lowest priority	All															
	3:0	Direct MV Write Buffer Base Address - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.															
2	31:6	Direct MV Read Buffer Base Address for the Reference Picture This field provides the base address of the DMV buffer for reference picture. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. This field is only valid for a B picture.															
	5:4	Direct MV Read Buffer - Arbitration Priority Control Format: U2 Enumerated Type This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Highest priority</td><td>All</td></tr><tr><td>01b</td><td>Second highest priority</td><td>All</td></tr><tr><td>10b</td><td>Third highest priority</td><td>All</td></tr><tr><td>11b</td><td>Lowest priority</td><td>All</td></tr></tbody></table>	Value	Name	Project	00b	Highest priority	All	01b	Second highest priority	All	10b	Third highest priority	All	11b	Lowest priority	All
Value	Name	Project															
00b	Highest priority	All															
01b	Second highest priority	All															
10b	Third highest priority	All															
11b	Lowest priority	All															
	3:0	Direct MV Read Buffer - Memory Object Control State Project: HSW Format: MEMORY_OBJECT_CONTROL_STATE Specifies the memory object control state for this surface.															



MFX_VC1_DIRECTMODE_STATE

MFX_VC1_DIRECTMODE_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_VC1_DIRECTMODE_STATE
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	2h VC1_COMMON
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	0h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	2h
		Format:	OpCode
	15:12	Reserved	
		Project:	All
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0005h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
1	31:6	Direct MV Write Buffer Base Address for the Current Picture	
		This field provides the base address of the DMV write buffer to store the motion vectors decoded in the current picture. It is a private buffer used	



MFX_VC1_DIRECTMODE_STATE

		by the MPR hardware only. Its content is not accessed by software. This buffer must be 64-byte cacheline aligned. The write buffer size is 557,056 bytes for 1 frame. Scalable with frame height, but do not scale with frame width as the hardware assumes frame width (in MBs) fixed at 128 (smallest power of 2 value larger than 120 - 1920x1088 screen resolution). This field is only valid for a P picture														
	5:4	<p>Direct MV Write Buffer Base Address - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td>Highest priority</td> </tr> <tr> <td>01b</td> <td>Second highest priority</td> </tr> <tr> <td>10b</td> <td>Third highest priority</td> </tr> <tr> <td>11b</td> <td>Lowest priority</td> </tr> </tbody> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated Type	Value	Name	00b	Highest priority	01b	Second highest priority	10b	Third highest priority	11b	Lowest priority
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	U2 Enumerated Type															
Value	Name															
00b	Highest priority															
01b	Second highest priority															
10b	Third highest priority															
11b	Lowest priority															
	3:0	<p>Direct MV Write Buffer Base Address - Memory Object Control State</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MEMORY_OBJECT_CONTROL_STATE</td> </tr> </table> <p>Specifies the memory object control state for this surface.</p>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MEMORY_OBJECT_CONTROL_STATE										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	MEMORY_OBJECT_CONTROL_STATE															
2..3 Project: DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	31:0	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	MBZ										
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	MBZ															
4	31:6	<p>Direct MV Read Buffer Base Address for the Reference Picture</p> <p>This field provides the base address of the DMV buffer for reference picture. It is a private buffer used by the MPR hardware only. Its content is not accessed by software. All these buffers must be 64-byte cacheline aligned. This field is only valid for a B picture.</p>														
	5:4	<p>Direct MV Read Buffer - Arbitration Priority Control</p> <table border="1"> <tr> <td>Project:</td> <td>DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td> </tr> <tr> <td>Format:</td> <td>U2 Enumerated Type</td> </tr> </table> <p>This field controls the priority of arbitration used in the GAC/GAM pipeline for this surface.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> </tr> </thead> </table>	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Format:	U2 Enumerated Type	Value	Name								
Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)															
Format:	U2 Enumerated Type															
Value	Name															



MFX_VC1_DIRECTMODE_STATE			
		00b	Highest priority
		01b	Second highest priority
		10b	Third highest priority
		11b	Lowest priority
	3:0	Direct MV Read Buffer - Memory Object Control State	
	3:0	Project:	DevHSW, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)
	3:0	Format:	MEMORY_OBJECT_CONTROL_STATE
	3:0	Specifies the memory object control state for this surface.	



MFD_VC1_SHORT_PIC_STATE

MFD_VC1_SHORT_PIC_STATE			
D Wo rd	B it	Description	
0	3	Command Type	
	1:	Default Value:	3h PARALLEL_VIDEO_PIPE
2	9	Format:	OpCode
	2	Pipeline	
8:	2	Default Value:	2h MFD_VC1_SHORT_PIC_STATE
	7	Format:	OpCode
2	2	Media Command Opcode	
	6:	Default Value:	2h VC1_DEC
2	4	Format:	OpCode
	2	SubOpcode A	
3:	3	Default Value:	1h
	2	Format:	OpCode
1	1	SubOpcode B	
	0:	Default Value:	0h
1	1	Format:	OpCode
	6		
1	1	Reserved	
	5:	Project:	All
1	1	Format:	MBZ
	2		
1	1	DWord Length	
	0:	Default Value:	0003h Excludes DWord (0,1)
1	0	Project:	All
	1	Format:	=n Total Length - 2
1	3	Reserved	
	1:	Project:	All
	2		



MFD_VC1_SHORT_PIC_STATE

4	Format:	MBZ						
2	Picture Height							
3:	Format: U8-1 Picture Height in Macroblocks							
1 6	This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). This field is used in VLD and IT modes. Note: Even though the Advanced Profile allows frame dimensions (width, height) to not be aligned to macroblock boundary, it doesn't affect the bitstream decoding. And it is preferable to use 'intermediate buffer' that is macroblock aligned for decoding. In order to simplify the out-of-bound reference pixel access, the out-of-bound extrapolation rule in VC1 spec can be used to expand the expected decoded frame to the intermediate buffer dimension.							
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>[1, 256] MB</td></tr></tbody></table>	Value	Name	Description	[0,255]		[1, 256] MB	
Value	Name	Description						
[0,255]		[1, 256] MB						
1	Reserved							
5:	Project:	All						
8	Format:	MBZ						
7:	Picture Width							
0	Format: U8-1 Picture Width in Macroblocks							
	This field indicates the width of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureWidthInMBs equals 120 (1920 divided by 16). This field is used in VLD and IT modes.							
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>[1, 256] MB</td></tr></tbody></table>	Value	Name	Description	[0,255]		[1, 256] MB	
Value	Name	Description						
[0,255]		[1, 256] MB						
2	Bitplane Buffer Pitch Minus 1							
1:	Format: U7-1 Pitch in Bytes							
2 4	Specifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is needed only when the bitplane is not encoded as raw, and therefore is present in the header explicitly. In VC1 Long Format (Gen6 and Gen7), it is written by an application and later read by the HW. In VC1 Long Format (Gen6 and Gen7), it is written by an application, and later read by the HW. But in VC1 Short Format (Gen7 only), it is written and read by H/W only. This field is specified for better performanceFor Gen6 : The pitch must be equal to PictureWidthInMBs/2. For Gen7 VC1 Long Format : The pitch must be equal to PictureWidthInMBs/2. For Gen7 VC1 Short Format : If Pic Width is less than or equal to 2K pixels, bitplane pitch is set to 64 (one cacheline; programmed as 63) bytes per MB row. If Pic Width is greater than 2K pixels, bitplane pitch is set to 128 (two cachelines; programmed as 127) bytes per MB row. This field is not used in IT mode, used in VLD mode only. For VC1 DXVA2 Short Format, the bitplane specification is between H/W and Driver only. For Long Format, application is responsible for allocation with the driver.							
2	Interpolation Rounder Control							
3	Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process. Note: This bit field is taken from bRcontrol in DXVA_PictureParameters data structure This field is used in VLD and IT modes.							



MFD_VC1_SHORT_PIC_STATE

2 2: 0	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>		Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
1 9: 1 6	Motion Vector Mode This field indicates one of the following motion compensation interpolation modes for P and B pictures. The MC interpolation modes apply to prediction values of luminance blocks and are always in quarter-sample. For chrominance blocks, it always performs bilinear interpolation with either half-pel or quarter-pel precision. 0XX0 = Chroma Quarter -pel + Luma bicubic. (can only be 1MV) 0XX1 = Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV) 1XX0 = Chroma Quarter -pel + Luma bilinear. (can only be 1MV) 1XX1 = Chroma Half-pel + Luma bilinear Note: Bits 19:16 are taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure. Bit 19 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MC Bit 16 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion. This field is used in both VLD and IT modes. Before the polarity of Chroma Half-pel or Q-pel is reversed from DXVA2 Spec, now I have fixed it to match with DXVA2 VC1 Spec. ???															
1 5	DmvSurfaceValid Indicated when the DMV read surface is valid. This surface stored the direct motion vectors. This field is set for B pictures that can refer to a previous P picture for DMV. If there is an I-picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture). This field is not used in IT mode, used in VLD mode only.															
1 4: 1 2	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>		Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
1 1	VC1 Profile <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> </table> <p>specifies the bitstream profile.</p> <p>Note: This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.</p> <p>This field is used in both VLD and IT modes.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Value</th><th style="width: 10%;">Name</th><th style="width: 60%;">Description</th><th style="width: 20%;">Project</th></tr> </thead> <tbody> <tr> <td>0h [Default]</td><td></td><td>current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)</td><td>All</td></tr> <tr> <td>1h</td><td></td><td>current picture is in Advanced Profile</td><td>All</td></tr> </tbody> </table>		Project:	All	Value	Name	Description	Project	0h [Default]		current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	All	1h		current picture is in Advanced Profile	All
Project:	All															
Value	Name	Description	Project													
0h [Default]		current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	All													
1h		current picture is in Advanced Profile	All													
1 0: 6	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>		Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
5	Backward Prediction Present Flag Note : a B picture that only uses forward prediction may have this flag set to 1 as well. Driver may still need to provide a valid reference picture index. This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as															



MFD_VC1_SHORT_PIC_STATE

	bPicBackwardPrediction in DXVA2 VC1 spec. The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.															
4	Intra Picture Flag This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicIntra in DXVA2 VC1 spec. The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>entire picture can have a mixture of intra and inter MB type or just inter MB type.</td><td>All</td></tr><tr><td>1h</td><td></td><td>entire picture is coded in intra MB type</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		entire picture can have a mixture of intra and inter MB type or just inter MB type.	All	1h		entire picture is coded in intra MB type	All			
Value	Name	Description	Project													
0h		entire picture can have a mixture of intra and inter MB type or just inter MB type.	All													
1h		entire picture is coded in intra MB type	All													
3	SecondField This flag is set for the second field in field pictures. This field is used in both VLD and IT modes.															
2	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All															
Format:	MBZ															
1:	Picture Structure 0 This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicStructure in DXVA2 VC1 spec. The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>01b</td><td></td><td>top field (bit 0)</td></tr><tr><td>10b</td><td></td><td>bottom field (bit 1)</td></tr><tr><td>11b</td><td></td><td>frame (both fields are present)</td></tr><tr><td>00b</td><td></td><td>illegal</td></tr></tbody></table>	Value	Name	Description	01b		top field (bit 0)	10b		bottom field (bit 1)	11b		frame (both fields are present)	00b		illegal
Value	Name	Description														
01b		top field (bit 0)														
10b		bottom field (bit 1)														
11b		frame (both fields are present)														
00b		illegal														
3	3 Reserved 1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All															
Format:	MBZ															
3	Overlap Smoothing Enable Flag 0 This field is the decoded syntax element OVERLAP in bitstreamIndicates if Overlap smoothing is ON at the picture levelThis field is used in both VLD and IT modes <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>to disable overlap smoothing filter</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>to enable overlap smoothing filter</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	to disable overlap smoothing filter	All	1h	Enable	to enable overlap smoothing filter	All			
Value	Name	Description	Project													
0h	Disable	to disable overlap smoothing filter	All													
1h	Enable	to enable overlap smoothing filter	All													
2	Range Reduction Scale															
9	<table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All													
Project:	All															



MFD_VC1_SHORT_PIC_STATE

	Access:	None		
This field specifies whether the reference picture pixel values should be scaled up or scaled down on-the-fly, if RangeReduction is Enabled. NOTE: This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks >> 3) & 1. RANGEREDFRM is the same as (bPicDeblocked >> 5) & 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.				
	Value	Name	Description	Project
	0h	Disable [Default]	Scale down reference picture by factor of 2	All
	1h	Enable	Scale up reference picture by factor of 2	All
2	Range Reduction Enable			
8	Project:	All		
This field specifies whether on-the-fly pixel value range reduction should be performed for the preceding (or forward) reference picture. Along with RangeReductionScale to specify whether scale up or down should be performed. It is not the same value as RANGEREDFRM Syntax Element (DXVA_PictureParameters bPicDeblocked bit 5) in the Picture Header. This field is for Main Profile only. Simple Profile is always disable, and not applicable to Advanced Profile. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks >> 3) & 1. RANGEREDFRM is the same as (bPicDeblocked >> 5) & 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture only. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.				
	Value	Name	Description	Project
	0h	Disable [Default]	Range reduction is not performed	All
	1h	Enable	Range reduction is performed	All
2	Reserved			
7:	Project:	All		
2	Format:	MBZ		
4				
2	Progressive Pic Type			
3:	This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicExtrapolation in DXVA2 VC1 spec. The Picture Structure and Progressive Pic Type are used to derive the picture structure as specified in FCM, in DXVA2 VC1 VLD and IT mode.			
2				
	Value	Name	Description	Project
	0		progressive only picture	All
	1		progressive only picture	All
	2		interlace picture (frame-interlace or field-interlace)	
	3		illegal	



MFD_VC1_SHORT_PIC_STATE

2	Reserved															
1	Project: All															
	Format: MBZ															
2	P-Pic Ref Distance															
0:	Project: All															
1	Access: None															
6	This element defines the number of frames between the current frame and the reference frame. It is the same as the REFDIST SE in VC1 interlaced field picture header. It is present if the entry-level flag REFDIST_FLAG == 1, and if the picture type is not one of the following types: B/B, B/BI, BI/B, BI/BI. If the entry level flag REFDIST_FLAG == 0, REFDIST shall be set to the default value of 0. This field is used in DXVA2 VC1 VLD mode only, not used in IT and intel VC1 VLD Long Format modes.															
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0-16</td><td>unsigned integer</td></tr><tr><td>0h</td><td>[Default]</td></tr></tbody></table>	Value	Name	0-16	unsigned integer	0h	[Default]									
Value	Name															
0-16	unsigned integer															
0h	[Default]															
1	QUANTIZER															
5:	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td></td><td>implicit quantizer at frame leve</td></tr><tr><td>01b</td><td></td><td>explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform</td></tr><tr><td>10b</td><td></td><td>explicit quantizer, and non-uniform quantizer for all frames</td></tr><tr><td>11b</td><td></td><td>explicit quantizer, and uniform quantizer for all frames</td></tr></tbody></table>	Value	Name	Description	00b		implicit quantizer at frame leve	01b		explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform	10b		explicit quantizer, and non-uniform quantizer for all frames	11b		explicit quantizer, and uniform quantizer for all frames
Value	Name	Description														
00b		implicit quantizer at frame leve														
01b		explicit quantizer at frame level, and use PQUANTIZER SE to specify uniform or non-uniform														
10b		explicit quantizer, and non-uniform quantizer for all frames														
11b		explicit quantizer, and uniform quantizer for all frames														
1	MULTIRES Present Flag (for Simple/Main Profile only)															
3	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>RESPIC Parameter is present in the picture header</td></tr><tr><td>1h</td><td></td><td>RESPIC Parameter is present in the picture header</td></tr></tbody></table>	Value	Name	Description	0h		RESPIC Parameter is present in the picture header	1h		RESPIC Parameter is present in the picture header						
Value	Name	Description														
0h		RESPIC Parameter is present in the picture header														
1h		RESPIC Parameter is present in the picture header														
1	SYNCMARKER Present Flag (for Simple/Main Profile only)															
2	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Bitstream for Simple and Main Profile has no sync marker</td></tr><tr><td>1</td><td></td><td>Bitstream for Simple and Main Profile may have sync marker(s)</td></tr></tbody></table>	Value	Name	Description	0		Bitstream for Simple and Main Profile has no sync marker	1		Bitstream for Simple and Main Profile may have sync marker(s)						
Value	Name	Description														
0		Bitstream for Simple and Main Profile has no sync marker														
1		Bitstream for Simple and Main Profile may have sync marker(s)														
1	RANGERED Present Flag (for Simple/Main Profile only)															
1	It is needed for Picture Header Parsing. Driver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td></td><td>Range Reduction Parameter (RANGEREDFRM) is not present in the picture header</td></tr><tr><td>1</td><td></td><td>Range Reduction Parameter (RANGEREDFRM) is present in the picture header.</td></tr></tbody></table>	Value	Name	Description	0		Range Reduction Parameter (RANGEREDFRM) is not present in the picture header	1		Range Reduction Parameter (RANGEREDFRM) is present in the picture header.						
Value	Name	Description														
0		Range Reduction Parameter (RANGEREDFRM) is not present in the picture header														
1		Range Reduction Parameter (RANGEREDFRM) is present in the picture header.														
1	MAXBFRAMES															
0:	Number of consecutive B Frames.															



MFD_VC1_SHORT_PIC_STATE

8													
7	PANSCAN Present Flag <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 10%;">Value</th> <th style="text-align: center; width: 10%;">Name</th> <th style="text-align: center; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td></td><td>Pan Scan Parameters are not present in the picture header</td></tr> <tr> <td style="text-align: center;">1</td><td></td><td>Pan Scan Parameters are present in the picture header</td></tr> </tbody> </table>	Value	Name	Description	0		Pan Scan Parameters are not present in the picture header	1		Pan Scan Parameters are present in the picture header			
Value	Name	Description											
0		Pan Scan Parameters are not present in the picture header											
1		Pan Scan Parameters are present in the picture header											
6	REFDIST_FLAG For header parsing REFDIST.This is used in DXVA2 VC1 VLD mode only, not used in IT and intel VC1 VLD modes.												
5	LOOPFILTER Enable Flag This field is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit. When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary. When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It indicates the loop filter unit is used for out-of-loop deblocking. In this case, deblocking operation does cross slice boundary. This field is used in VLD mode only, not in IT mode. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 10%;">Value</th> <th style="text-align: center; width: 10%;">Name</th> <th style="text-align: center; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td><td></td><td>In-Loop-Deblocking-Filter is disabled</td></tr> <tr> <td style="text-align: center;">1</td><td></td><td>In-Loop-Deblocking-Filter is enabled</td></tr> </tbody> </table>	Value	Name	Description	0		In-Loop-Deblocking-Filter is disabled	1		In-Loop-Deblocking-Filter is enabled			
Value	Name	Description											
0		In-Loop-Deblocking-Filter is disabled											
1		In-Loop-Deblocking-Filter is enabled											
4	FastUVMCFlag (Fast UV Motion Compensation Flag) This field specifies whether the motion vectors for UV is rounded to half or full pel position. It is identical to the variable FASTUVMC in VC1 standard. This field is used in both VLD and IT modes. It is derived from FASTUVMC = (bPicSpatialResid8 >> 4) & 1 in both VLD and IT modes, and should have the same value as Motion Vector Mode LSBit. <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 10%;">Value</th> <th style="text-align: center; width: 10%;">Name</th> <th style="text-align: center; width: 80%;">Description</th> <th style="text-align: center; width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td></td><td>no rounding</td><td>All</td></tr> <tr> <td style="text-align: center;">1h</td><td></td><td>quarter-pel offsets to half/full pel positions</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h		no rounding	All	1h		quarter-pel offsets to half/full pel positions	All
Value	Name	Description	Project										
0h		no rounding	All										
1h		quarter-pel offsets to half/full pel positions	All										
3	EXTENDED_MV Present Flag BitFieldDesc <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 10%;">Value</th> <th style="text-align: center; width: 10%;">Name</th> <th style="text-align: center; width: 80%;">Description</th> <th style="text-align: center; width: 10%;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td></td><td>Extended_MV is not present in the picture header</td><td>All</td></tr> <tr> <td style="text-align: center;">1h</td><td></td><td>Extended_MV is present in the picture header</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h		Extended_MV is not present in the picture header	All	1h		Extended_MV is present in the picture header	All
Value	Name	Description	Project										
0h		Extended_MV is not present in the picture header	All										
1h		Extended_MV is present in the picture header	All										
2:	DQUANT												
1	Project: Access: Format: Use for Picture Header Parsing of VOPDUANT elements												
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; width: 10%;">Value</th> <th style="text-align: center; width: 10%;">Name</th> <th style="text-align: center; width: 80%;">Description</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td></td><td></td></tr> </tbody> </table>	Value	Name	Description	0h								
Value	Name	Description											
0h													



MFD_VC1_SHORT_PIC_STATE

		[Default]			
	00b		no VOPDQUANT elements; Quantizer cannot vary in frame, same quantization step size PQUANT is used for all MBs in the frame		
	01b		refer to VC1 Spec. for all the MB position dependent quantizer selection		
	10b		The macroblocks located on the picture edge boundary shall be quantized with ALTPQUANT while the rest of the macroblocks shall be quantized with PQUANT.		
	11b	Reserved			
0	VSTRANSFORM flag				
		Value	Name		
		0h	Disable		
		1h	Enable		
4	3	Reserved			
1:	Format:	MBZ (for possible future change to BFraction Enumeration)			
2					
9					
2	BFraction Enumeration				
8:	This field is the scale factor for computing Direct-mode motion vectors. It is derived from the variable BFRAC in the VC1 standard, section 8.4.5.4. There are only 21 valid values corresponding to the 21 encodings of BFRAC as shown in the table here. Other values are reserved. The VLD decoded value of BFRAC (from the picture header) is mapped into an enum value from 0 to 20. (??? MSB of this field can be used to determine if BFRAC is greater than or equal to 1/2, which is used to determine Motion Prediction Type for B pictures. Effectively, condition "BFRAC >= 1/2" is equivalent to condition "ScaleFactor >= 128". ??? How can the enum replicate this feature ???) This field is only valid for B pictures. This field is used only in DXVA2 VC1 VLD mode, it is not used in Intel VC1 VLD Long Format mode and IT mode. BFRAC VLCBFRACTION Enum0001/200011/310102/320111/431003/441011/551102/5611100003/5711100014/5811100101/6911100115/61011101001/71111101012/71211101103/71311101114/71411110005/71511110016/71611110101/81711110113/81811111005/81911111017/8201111111BI Pic Indicator31 (optional)				
2	Reserved				
3	Project:	All			
	Format:	MBZ Advanced Profile only; RANGE_MAPY_FLAG Range Mapping not supported			
2	Reserved				
2:	Project:	All			
2	Format:	MBZ Advanced Profile only; RANGE_MAPY Range Mapping not supported			
0					
1	Reserved				
9	Project:	All			
	Format:	MBZ Advanced Profile only; RANGE_MAPUV_FLAG Range Mapping not supported			
1	Reserved				
8:					



MFD_VC1_SHORT_PIC_STATE

1 6	Project:	All									
	Format:	MBZ Advanced Profile only; RANGE_MAPUV Range Mapping not supported									
1 5: 9	Reserved										
	Project:	All									
	Format:	MBZ									
8	4MV Allowed Flag										
7	POSTPROC Flag										
6	PULLDOWN										
5	INTERLACE										
4	TFCNTRFLAG										
3	FINTERFLAG										
2	REFPIC Flag	<p>For a BI picture, REFPIC flag must set to 0. For I and P picture, REFPIC flag must set to 0. For a B picture, REFPIC flag must set to 0, except for a B-field in interlaced field mode which can be 0 or 1 (e.g. the top B field can be used as a reference for decoding its corresponding bottom B-field in a field pair). In VLD mode, this flag cannot be used as an optimization signaling for an I or P picture that is not used as a reference picture. This field is used in both DXVA2 VC1 VLD mode and IT mode. It is the same parameter as bPicDeblockConfined[bit2] in DXVA2 VC1 spec. The Intra Picture Flag, Backward Prediction Present Flag and RefPicFlag are used to derive the picture type, as specified in PTYPE for a frame, and in FPTYPE for a field, in DXVA2 VC1 VLD and IT mode.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>the current picture after decoded, will never be used as a reference picture</td></tr><tr><td>1h</td><td></td><td>the current picture after decoded, will be used as a reference picture later</td></tr></tbody></table>	Value	Name	Description	0h		the current picture after decoded, will never be used as a reference picture	1h		the current picture after decoded, will be used as a reference picture later
Value	Name	Description									
0h		the current picture after decoded, will never be used as a reference picture									
1h		the current picture after decoded, will be used as a reference picture later									
1	PSF										
0	EXTENDED_DMV Present Flag	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td><td>Extended_DMV is not present in the picture header</td></tr><tr><td>1h</td><td></td><td>Extended_DMV is present in the picture header</td></tr></tbody></table>	Value	Name	Description	0h	[Default]	Extended_DMV is not present in the picture header	1h		Extended_DMV is present in the picture header
Value	Name	Description									
0h	[Default]	Extended_DMV is not present in the picture header									
1h		Extended_DMV is present in the picture header									



MFD_VC1_LONG_PICTURE_STATE

MFD_VC1_LONG_PICTURE_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFD_VC1_LONG_PICTURE_STATE
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	2h VC1_DEC
		Format:	OpCode
0	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	1h
		Format:	OpCode
	15:12	Reserved	
		Project:	All
		Format:	MBZ
0	11:0	DWord Length	
		Default Value:	0004h Excludes DWord (0,1)



MFD_VC1_LONG_PIC_STATE

		Project:	All					
		Format:	=n Total Length - 2					
1	31:24	Reserved						
		Project:	HSW					
23:16		PictureHeightInMBsMinus1 (Picture Height Minus 1 in Macroblocks)						
		Project:	HSW					
		Format:	U8					
		This field indicates the height of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureHeightInMBs equals 68 (1080 divided by 16, and rounded up, i.e. effectively specified as 1088 instead). This field is used in VLD and IT modes.						
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>a valid range of [0,255] [1, 256] MB</td></tr></tbody></table>		Value	Name	Description	[0,255]	
Value	Name	Description						
[0,255]		a valid range of [0,255] [1, 256] MB						
	Programming Notes							
	Note: Even though the Advanced Profile allows frame dimensions (width, height) to not be aligned to macroblock boundary, it doesn't affect the bitstream decoding. And it is preferable to use 'intermediate buffer' that is macroblock aligned for decoding. In order to simplify the out-of-bound reference pixel access, the out-of-bound extrapolation rule in VC1 spec can be used to expand the expected decoded frame to the intermediate buffer dimension.							
15:8	15:8	Reserved						
		Project:	HSW					
7:0		PictureWidthInMBsMinus1 (Picture Width Minus 1 in Macroblocks)						
		Project:	HSW					
		Format:	U8-1					
		This field indicates the width of the picture in unit of macroblocks. For example, for a 1920x1080 frame picture, PictureWidthInMBs equals 120 (1920 divided by 16). This field is used in VLD and IT modes						
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>[1,256] MB</td></tr></tbody></table>		Value	Name	Description	[0,255]	
Value	Name	Description						
[0,255]		[1,256] MB						
2	31:24	Bitplane Buffer Pitch Minus 1						
		Project:	HSW					
		Format:	U7-1 Pitch in (Bytes - 1).					
		Specifies the bitplane buffer pitch in (#Bytes - 1). Bitplane buffer is a linear buffer. It is needed only when the bitplane is not encoded as raw, and therefore is present in the header explicitly. In VC1 Long Format (Gen6 and Gen7), it is written by an application and later read by the HW. But in VC1 Short Format (Gen7 only), it is written and read by H/W only. This field is specified for better performance						



MFD_VC1_LONG_PIC_STATE

		Value	Name
		[0,FFFFFFFh]	
Programming Notes			
For Gen6 : The pitch must be equal to PictureWidthInMBs/2.For Gen7 VC1 Long Format : The pitch must be equal to PictureWidthInMBs/2.For Gen7 VC1 Short Format : If Pic Width is less than or equal to 2K pixels, bitplane pitch is set to 64 (one cacheline; programmed as 63) bytes per MB row. If Pic Width is greater than 2K pixels, bitplane pitch is set to 128 (two cachelines; programmed as 127) bytes per MB row.This field is not used in IT mode, used in VLD mode only.For VC1 DXVA2 Short Format, the bitplane specification is between H/W and Driver only. For Long Format, application is responsible for allocation with the driver.			
23:16	Reserved	Project:	HSW
		Format:	MBZ
15	DmvSurfaceValid	Project:	HSW
	Indicated when the DMV read surface is valid. This surface stored the direct motion vectors and Mb type.This field is set for B pictures that can refer to a previous P picture for DMV. If there is an I-picture before a B (in decoding order) then this field is not set (as a result, zero's DMV's will be assumed while decoding the B picture. That is, there is no explicit DMV buffer for an I-picture).Whne the current picture being decoded is an I, P or BI, this bit is set to 0, since there is no DMV read in these picture decoding process.This field is not used in IT mode, used in VLD mode only.		
14	ImplicitQuantizer	Project:	HSW
	Derived by driver from QUANTIZER.This field is used in intel VC1 VLD Long Format only, not used in IT and DXVA2 VC1.This bit is set to 1 when syntax element QUANTIZER=0, else its set to 0		
13	Interpolation Rounder Contro	Project:	HSW
	Used only in MC operation. This field specifies the rounding control value used in interpolation operation of motion prediction process.This field is used in VLD and IT modes.		
Programming Notes			
	This bit field is taken from bRcontrol in DXVA_PictureParameters data structure		
12	SyncMarker	Project:	HSW
	Indicates whether sync markers are enabled/disabled. If enable, sync markers "may be" present in the current video sequence being decoded. It is a sequence level syntax element and is valid only for Simple and Main Profiles.		



MFD_VC1_LONG_PIC_STATE

Value	Name	Description	Project
0h	Not Present	Sync Marker is not present in the bitstream	HSW
1h	Maybe present	Sync Marker maybe present in the bitstream	HSW

Programming Notes

This field is only valid in VLD mode. For Simple Profile, SyncMarker must set to 0. For Main Profile, SyncMarker can be set to 0 or 1. This field is used in both intel and MS DXVA2 VLD interface, but not used in IT mode.

11:8 Motion Vector Mode

Project:	HSW
----------	-----

This field indicates one of the following motion compensation interpolation modes for P and B pictures. The MC interpolation modes apply to prediction values of luminance blocks and are always in quarter-sample. For chrominance blocks, it always performs bilinear interpolation with either half-pel or quarter-pel precision. Before the polarity of Chroma Half-pel or Q-pel is reversed from DXVA2 Spec, now I have fixed it to match with DXVA2 VC1 Spec.

Value	Name	Description	Project
0XX0b		Chroma Quarter -pel + Luma bicubic. (can only be 1MV)	HSW
0XX1b		Chroma Half-pel + Luma bicubic. (can be 1MV or 4MV)	HSW
1XX0b		Chroma Quarter -pel + Luma bilinear. (can only be 1MV)	HSW
1XX1b		Chroma Half-pel + Luma bilinear	HSW

Programming Notes

Bits 11:8 are taken from bMVprecisionAndChromaRelation in DXVA_PictureParameters data structure. Bit 11 of Motion Vector Mode = 1 for Luma Bilinear MC; = 0 for Luma Bicubic MC. Bit 8 of Motion Vector Mode = 1 for half-sample Chroma motion = 0 for quarter-sample Chroma motion. This field is used in both VLD and IT modes.

7 RangeReductionScale

Project:	HSW
----------	-----

This field specifies whether the reference picture pixel values should be scaled up or scaled down on-the-fly, if RangeReduction is Enabled.

Value	Name	Description	Project
0h		Scale down reference picture by factor of 2	HSW
1h		Scale up reference picture by factor of 2	HSW

Programming Notes

This bit is derived by driver for Main Profile only. Ignored in Simple and Advanced Profiles. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks >> 3) & 1. RANGEREDFRM



MFD_VC1_LONG_PIC_STATE

		is the same as (bPicDeblocked >> 5) & 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture onlyDriver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.														
6	RangeReduction Enable	<table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This field specifies whether on-the-fly pixel value range reduction should be performed for the preceding (or forward) reference picture. Along with RangeReductionScale to specify whether scale up or down should be performed. It is not the same value as RANGEREDFRM Syntax Element (DXVA_PictureParameters bPicDeblocked bit 5) in the Picture Header.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Range reduction is not performed</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Range reduction is performed</td><td>All</td></tr></tbody></table>	Project:	HSW	Value	Name	Description	Project	0h	Disable	Range reduction is not performed	All	1h	Enable	Range reduction is performed	All
Project:	HSW															
Value	Name	Description	Project													
0h	Disable	Range reduction is not performed	All													
1h	Enable	Range reduction is performed	All													
Programming Notes																
This field is for Main Profile only. Simple Profile is always disable, and not applicable to Advanced Profile. This field is used in both VLD and IT modes. This is derived by driver from the history of RANGERED and RANGEREDFRM syntax elements (i.e. of forward/preceding reference picture) and those of the current picture. RANGERED is the same as (bPicOverflowBlocks >> 3) & 1. RANGEREDFRM is the same as (bPicDeblocked >> 5) & 1. For the current picture is a B picture, this field represents the state of the forward/preceding reference picture onlyDriver is responsible to keep RangeReductionScale, RangeReduction Enable and RANGERED Present Flag of current picture coherent.																
5	LOOPFILTER Enable Flag	<p>This filed is the decoded syntax element LOOPFILTER in bitstream. It indicates if In-loop Deblocking is ON according to picture level bitstream syntax control. This bit affects BSD unit and also the loop filter unit. When this bit is set to 1, PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command must also be set to 1. In this case, in-loop deblocking operation follows the VC1 standard - deblocking doesn't cross slice boundary. When this bit is set to 0, but PostDeblockOutEnable field in MFX_PIPE_MODE_SELECT command is set to 1. It indicates the loop filter unit is used for out-of-loop deblocking. In this case, deblocking operation does cross slice boundary. This field is used in VLD mode only, not in IT mode.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Disables loop filter</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Enables loop filter</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Disables loop filter	All	1h	Enable	Enables loop filter	All		
Value	Name	Description	Project													
0h	Disable	Disables loop filter	All													
1h	Enable	Enables loop filter	All													
4	Overlap Smoothing Enable Flag	<p>This field is the decoded syntax element OVERLAP in bitstream. Indicates if Overlap smoothing is ON at the picture level. This field is used in both VLD and IT modes.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>to disable overlap smoothing filter</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>to enable overlap smoothing filter</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	to disable overlap smoothing filter	All	1h	Enable	to enable overlap smoothing filter	All		
Value	Name	Description	Project													
0h	Disable	to disable overlap smoothing filter	All													
1h	Enable	to enable overlap smoothing filter	All													



MFD_VC1_LONG_PIC_STATE

	3	Secondfield This flag is set for the second field in field pictures.This field is used in both VLD and IT modes.																				
	2:1	Reserved <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ																
Project:	All																					
Format:	MBZ																					
	0	VC1 Profile specifies the bitstream profile.This field is used in both VLD and IT modes. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Disable</td> <td>current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)</td> <td>All</td> </tr> <tr> <td>1h</td> <td>Enable</td> <td>current picture is in Advanced Profile</td> <td>All</td> </tr> </tbody> </table> Programming Notes This is required because 128 is added for intra blocks post inverse transform in advanced profile and also to find out if Motion vectors are adjusted or not.	Value	Name	Description	Project	0h	Disable	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	All	1h	Enable	current picture is in Advanced Profile	All								
Value	Name	Description	Project																			
0h	Disable	current picture is in Simple or Main Profile (No need to distinguish Simple and Main Profile)	All																			
1h	Enable	current picture is in Advanced Profile	All																			
	31	Reserved <table border="1" style="width: 100%;"> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Format:	MBZ																		
Format:	MBZ																					
	30:29	CondOver This field is the decoded syntax element CONDOVER in a bitstream of advanced profile. It controls the overlap smoothing filter operation for an I frame or an BI frame when the picture level quantization step size PQUANT is 8 or lower.This field is used in intel VC1 VLD mode only, not in DXVA2 VC1 and IT modes. <table border="1" style="width: 100%; margin-top: 5px;"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>00b</td> <td></td> <td>No overlap smoothing</td> <td>All</td> </tr> <tr> <td>01b</td> <td></td> <td>Reserved</td> <td>All</td> </tr> <tr> <td>10b</td> <td></td> <td>Always perform overlap smoothing filter</td> <td></td> </tr> <tr> <td>11b</td> <td></td> <td>Overlap smoothing on a per macroblock basis based on OVERFLAGS</td> <td></td> </tr> </tbody> </table>	Value	Name	Description	Project	00b		No overlap smoothing	All	01b		Reserved	All	10b		Always perform overlap smoothing filter		11b		Overlap smoothing on a per macroblock basis based on OVERFLAGS	
Value	Name	Description	Project																			
00b		No overlap smoothing	All																			
01b		Reserved	All																			
10b		Always perform overlap smoothing filter																				
11b		Overlap smoothing on a per macroblock basis based on OVERFLAGS																				
	28:26	PicType (Picture Type) This field specifies the coding type of the picture according to the Frame Coding Mode. When FCM = 00 01 (a Progressive or Interlaced Frame Picture):000 = I001 = P010 = B011 = BI100 = SkippedOther encodings are reservedWhen FCM = 10 11 (a Field Picture)000 = I/I001 = I/P010 = P/I011 = P/P100 = B/B101 = B/BI110 = BI/B111 = BI/BIAAlthough, for a field picture, it is set for a field-pair, but HW will only look at one field state only, and the other field state is don't care. This field is read and qualified with the SecondField flag internally.This field is unique to intel VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to intel HW VLD Long Format interface.																				
	25:24	FCM (Frame Coding Mode) This is the same as the variable FCM defined in VC1.This field must be set to 0 for Simple and Main ProfilesThis field is unique to intel VC1 VLD Long format, and is used in IT mode as well. For DXVA2 VC1 IT mode, driver needs to convert the DXVA2 interface to intel HW VLD Long Format																				



MFD_VC1_LONG_PIC_STATE

		interface.																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>Disable</td><td>Progressive Frame Picture</td><td>All</td></tr><tr><td>01b</td><td>Enable</td><td>Interlaced Frame Picture</td><td>All</td></tr><tr><td>10b</td><td></td><td>Field Picture with Top Field First</td><td></td></tr><tr><td>11b</td><td></td><td>Field Picture with Bottom Field First</td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b	Disable	Progressive Frame Picture	All	01b	Enable	Interlaced Frame Picture	All	10b		Field Picture with Top Field First		11b		Field Picture with Bottom Field First		
Value	Name	Description	Project																				
00b	Disable	Progressive Frame Picture	All																				
01b	Enable	Interlaced Frame Picture	All																				
10b		Field Picture with Top Field First																					
11b		Field Picture with Bottom Field First																					
	23:21	Reserved																					
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																	
Project:	All																						
Format:	MBZ																						
	20:16	AltPQuant (Alternative Picture Quantization Value) This field is identical to the variable ALTPQUANT which is derived from VOPDQUANT configuration in the VC1 standard. This field must be set to 0 for Simple/Main I and BI pictures as VOPDQUANT is not present. This field is used in intel VC1 VLD Long Format mode only, not used in DXVA2 VC1 VLD and IT modes.																					
	15:13	Reserved																					
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																	
Project:	All																						
Format:	MBZ																						
	12:8	PQuant (Picture Quantization Value) Project: Format: This is the same as the calculated variable PQUANT in VC1 standard where PQuant = PQINDEX, except when QUANTIZER = 0 and PQINDEX > 8, it is given as PQuant = (PQINDEX < 29) ? PQINDEX - 3 : PQINDEX*2 - 31 This field is used in all picture types (I, P, B and BI) and all operating modes (IT mode and intel and DXVA2 VLD modes).	All U5																				
	7:0	BScaleFactor BScaleFactor This field is the scale factor for computing Direct-mode motion vectors. It is derived from the variable BFRAC in the VC1 standard, section 8.4.5.4. There are only 21 valid values corresponding to the 21 encodings of BFRAC as shown in the table here. Other values are reserved. MSB of this field can be used to determine if BFRAC is greater than or equal to 1/2, which is used to determine Motion Prediction Type for B pictures. Effectively, condition "BFRAC >= 1/2" is equivalent to condition "BScaleFactor >= 128". This field is only valid for B pictures. This field is used only in intel VC1 VLD Long format mode, it is not used in DXVA2 VC1 VLD and IT modes. BFRAC VLCBFRAC BScaleFactor 0001/21280011/3850102/31700111/4641003/41921011/5511102/ 51021110003/515311100014/520411100101/64311100115/621511101001/73711101012/ 77411101103/711111101114/71481110005/71851110016/72221110101/83211110113/ 89611111005/816011111017/8224																					
4	31:30	Reserved Format:	MBZ																				



MFD_VC1_LONG_PIC_STATE

29:28	UnifiedMvMode (Unified Motion Vector Mode) This field is a combination of the variables MVMODE and MVMODE2 in the VC1 standard, for parsing Luma MVD from the bitstream. This field is used to signal 1MV vs 4MV allowed (Mixed Mode). This field is also used to signal Q-pel or Half-pel MVD read from the bitstream. The bicubic or bilinear Luma MC interpolation mode is duplicate information from Motion Vector Mode field, and is ignored here. This field is used in intel VC1 VLD Long Format mode only, it is not used in DXVA2 VC1 VLD and IT modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td></td><td>Mixed MV, Q-pel bicubic</td><td>All</td></tr><tr><td>01b</td><td></td><td>1-MV, Q-pel bicubic</td><td>All</td></tr><tr><td>10b</td><td></td><td>1-MV half-pel bicubic</td><td></td></tr><tr><td>11b</td><td></td><td>1-MV half-pel bilinear</td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b		Mixed MV, Q-pel bicubic	All	01b		1-MV, Q-pel bicubic	All	10b		1-MV half-pel bicubic		11b		1-MV half-pel bilinear	
Value	Name	Description	Project																		
00b		Mixed MV, Q-pel bicubic	All																		
01b		1-MV, Q-pel bicubic	All																		
10b		1-MV half-pel bicubic																			
11b		1-MV half-pel bilinear																			
27	FourMvSwitch (Four Motion Vector Switch) This field indicates if 4-MV is present for an interlaced frame P picture. It is identical to the variable 4MVSWITCH (4 Motion Vector Switch) in VC1 standard. This field is used in intel VC1 VLD Long Format mode only, it is not used in DXVA2 VC1 VLD and IT modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>only 1-MV</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>1, 2, or 4 MVs</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	only 1-MV	All	1h	Enable	1, 2, or 4 MVs	All								
Value	Name	Description	Project																		
0h	Disable	only 1-MV	All																		
1h	Enable	1, 2, or 4 MVs	All																		
26	FastUVMCFlag (Fast UV Motion Compensation Flag) This field specifies whether the motion vectors for UV is rounded to half or full pel position. It is identical to the variable FASTUVMC in VC1 standard. This field is used in both VLD and IT modes. It is derived from FASTUVMC = (bPicSpatialResid8 >> 4) & 1 in both VLD and IT modes, and should have the same value as Motion Vector Mode LSBit. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>no rounding</td></tr><tr><td>1h</td><td></td><td>quarter-pel offsets to half/full pel positions</td></tr></tbody></table>	Value	Name	Description	0h		no rounding	1h		quarter-pel offsets to half/full pel positions											
Value	Name	Description																			
0h		no rounding																			
1h		quarter-pel offsets to half/full pel positions																			
25	RefFieldPicPolarity (Reference Field Picture Polarity) This field specifies the polarity of the one reference field picture used for a field P picture. It is derived from the variable REFFIELD defined in VC1 standard and is only valid when one field is referenced (NUMREF = 0) for a field P picture. When NUMREF = 0 and REFFIELD = 0, this field is the polarity of the reference I/P field that is temporally closest; When NUMREF = 0 and REFFIELD = 1, this field is the polarity of the reference I/P field that is the second most temporally closest. The distance is measured based on display order but ignoring the repeated field if present (due to RFF = 1). This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>Top (even) field</td><td>All</td></tr><tr><td>1h</td><td></td><td>Bottom (odd) field</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		Top (even) field	All	1h		Bottom (odd) field	All								
Value	Name	Description	Project																		
0h		Top (even) field	All																		
1h		Bottom (odd) field	All																		
24	NumRef (Number of References)																				



MFD_VC1_LONG_PIC_STATE

	This field indicates how many reference fields are referenced by the current (field) picture. It is identical to the variable NUMREF in the VC1 standard. This field is only valid for field P picture (FCM = 10 11). This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.															
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>One field referenced</td></tr><tr><td>1h</td><td></td><td>Two fields referenced</td></tr></tbody></table>	Value	Name	Description	0h		One field referenced	1h		Two fields referenced						
Value	Name	Description														
0h		One field referenced														
1h		Two fields referenced														
23:20	BwdRefDist (Reference Distance) This field is valid only in B field pictures giving the value of BRFD. The field is ignored in P Picture. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.															
19:16	FwdRefDist (Reference Distance) <table border="1"><tr><td>Format:</td><td>U4</td></tr><tr><td colspan="2">This field is the number of frames between the current frame and its reference frame. It is derived from the syntax element REFDIST (P Reference Distance) in the VC1 standard. 0 means that the previous frame is the reference frame. It has the same value as of FRFD for both P and B field pictures. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</td></tr><tr><td>Value</td><td>Name</td></tr><tr><td>[0, 15]</td><td></td></tr></table>	Format:	U4	This field is the number of frames between the current frame and its reference frame. It is derived from the syntax element REFDIST (P Reference Distance) in the VC1 standard. 0 means that the previous frame is the reference frame. It has the same value as of FRFD for both P and B field pictures. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.		Value	Name	[0, 15]								
Format:	U4															
This field is the number of frames between the current frame and its reference frame. It is derived from the syntax element REFDIST (P Reference Distance) in the VC1 standard. 0 means that the previous frame is the reference frame. It has the same value as of FRFD for both P and B field pictures. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																
Value	Name															
[0, 15]																
15:12	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ													
Format:	MBZ															
11:10	ExtendedDMVRRange (Extended Differential Motion Vector Range Flag) This field specifies the differential motion vector range in interlaced pictures. It is equivalent to the variable DMVRANGE in the VC1 standard. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td></td><td>No extended range</td></tr><tr><td>01b</td><td></td><td>Extended horizontally</td></tr><tr><td>10b</td><td></td><td>Extended vertically</td></tr><tr><td>11b</td><td></td><td>Extended in both directions</td></tr></tbody></table>	Value	Name	Description	00b		No extended range	01b		Extended horizontally	10b		Extended vertically	11b		Extended in both directions
Value	Name	Description														
00b		No extended range														
01b		Extended horizontally														
10b		Extended vertically														
11b		Extended in both directions														
9:8	ExtendedMVRange (Extended Motion Vector Range Flag) This field specifies the motion vector range in quarter-pel or half-pel modes. It is equivalent to the variable MVRANGE in the VC1 standard. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>00b</td><td></td><td>[-256, 255] x [-128, 127]</td></tr><tr><td>01b</td><td></td><td>512, 511] x [-256, 255]</td></tr><tr><td>10b</td><td></td><td>[-2048, 2047] x [-1024, 1023]</td></tr></tbody></table>	Value	Name	Description	00b		[-256, 255] x [-128, 127]	01b		512, 511] x [-256, 255]	10b		[-2048, 2047] x [-1024, 1023]			
Value	Name	Description														
00b		[-256, 255] x [-128, 127]														
01b		512, 511] x [-256, 255]														
10b		[-2048, 2047] x [-1024, 1023]														



MFD_VC1_LONG_PIC_STATE

		11b		[-4096, 4095] x [-2048, 2047]																				
7:4	AltPQuantEdgeMask (Alternative Picture Quantization Edge Mask) This field is a bit mask for the four edges in clock-wise order, indicating whether AltPQuant is used for the edge macroblocks. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in Error! Reference source not found.. This field is valid only if AltPQuantConfig is 01. Bit 0: Left picture edge macroblocks Bit 1: Top picture edge macroblocks Bit 2: Right picture edge macroblocks Bit 3: Bottom picture edge macroblocks This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																							
3:2	AltPQuantConfig (Alternative Picture Quantization Configuration) This field specifies the way AltPQuant is used in the picture. It determines how to compute the macroblock quantizer step size, MQUANT. It is derived based on the following variables DQUANT, DQUANTFRM, DQPROFILE, DQSEDGE, DQDBEDGE, and DQBILEVEL defined in the VC1 standard, as shown in Error! Reference source not found.. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																							
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td></td><td>AltPQuant not used</td><td>All</td></tr><tr><td>01b</td><td></td><td>AltPQuant is used and applied to edge macroblocks only</td><td>All</td></tr><tr><td>10b</td><td></td><td>MQUANT is encoded in macroblock layer</td><td></td></tr><tr><td>11b</td><td></td><td>AltPQuant and PQuant are selected on macroblock basis</td><td></td></tr></tbody></table>	Value	Name	Description	Project	00b		AltPQuant not used	All	01b		AltPQuant is used and applied to edge macroblocks only	All	10b		MQUANT is encoded in macroblock layer		11b		AltPQuant and PQuant are selected on macroblock basis			
Value	Name	Description	Project																					
00b		AltPQuant not used	All																					
01b		AltPQuant is used and applied to edge macroblocks only	All																					
10b		MQUANT is encoded in macroblock layer																						
11b		AltPQuant and PQuant are selected on macroblock basis																						
1	HalfQP This field is used for inverse quantization of AC coefficients. It is valid only when PQuant is used. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																							
0	PQuantUniform Indicating if uniform quantization applies to the picture. It is used for inverse quantization of the AC coefficients. QUANTIZER 001123 PQUANTIZER - -01--PQINDEX>=9<=8---- PQuantUniform 010201 ImplicitQuantizer = 0, and PQuantUniform = 0 is used to represent 2 cases : 1) QUANTIZER=01 and PQUANTIZER=0; and 2) QUANTIZER = 10b. ImplicitQuantizer = 0, and PQuantUniform = 1 is used to represent 2 cases : 1) QUANTIZER=01 and PQUANTIZER=1; and 2) QUANTIZER = 11b This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																							
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>Non-uniform</td><td>All</td></tr><tr><td>1h</td><td></td><td>Uniform</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		Non-uniform	All	1h		Uniform	All										
Value	Name	Description	Project																					
0h		Non-uniform	All																					
1h		Uniform	All																					
5	31	BitplanePresentFlag (Bitplane Buffer Present Flag) This field indicates whether the bitplane buffer is present for the picture. If set, at least one of the fields listed in bits 22:16 is coded in non-raw mode, and Bitplane Buffer Base Address field in the VC1_BSD_BUF_BASE_STATE command points to the bitplane buffer. Otherwise, all the fields that are applicable for the current picture in bits 22:16 must be coded in raw mode. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.																						



MFD_VC1_LONG_PIC_STATE

		Value	Name	Description
		0h		bitplane buffer is not present
		1h		bitplane buffer is present
30	ForwardMbRaw This field indicates whether the FORWARDMB field is coded in raw or non-raw mode. This field is only valid when PictureType is B. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
		Value	Name	Description
		0h		non-raw mode
		1h		raw mode
29	MvTypeMbRaw This field indicates whether the MVTYPREMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
		Value	Name	Description
		0h		Non-Raw Mode
		1h		Raw Mode
28	SkipMbRaw This field indicates whether the SKIPMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P or B. 0 = non-raw mode 1 = raw mode This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
		Value	Name	Description
		0h	Disable	Non-Raw Mode
		1h	Enable	Raw Mode
27	DirectMbRaw This field indicates whether the DIRECTMB field is coded in raw or non-raw mode. This field is only valid when PictureType is P or B. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
		Value	Name	Description
		0h		Non-Raw Mode
		1h		Raw Mode
26	OverflagsRaw This field indicates whether the OVERFLAGS field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.			
		Value	Name	Description
		0h		Non-Raw Mode
		1h		Raw Mode



MFD_VC1_LONG_PIC_STATE

25	AcPredRaw This field indicates whether the ACPRED field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.									
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Non-Raw Mode</td></tr><tr><td>1h</td><td>Enable</td><td>Raw Mode</td></tr></tbody></table>	Value	Name	Description	0h	Disable	Non-Raw Mode	1h	Enable	Raw Mode
Value	Name	Description								
0h	Disable	Non-Raw Mode								
1h	Enable	Raw Mode								
24	FieldTxRaw This field indicates whether the FIELDTX field is coded in raw or non-raw mode. This field is only valid when PictureType is I or BI. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.									
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Non-Raw Mode</td></tr><tr><td>1h</td><td>Enable</td><td>Raw Mode</td></tr></tbody></table>	Value	Name	Description	0h	Disable	Non-Raw Mode	1h	Enable	Raw Mode
Value	Name	Description								
0h	Disable	Non-Raw Mode								
1h	Enable	Raw Mode								
23	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ					
Project:	All									
Format:	MBZ									
22:20	MvTab (Motion Vector Table) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U3</td></tr></table> <p>This field specifies which motion vector table(s) is (are) used for motion vector (differential) decoding in a P or B picture. This field is the combination of the variables MVTAB and IMVTAB in the VC1 standard. Two bits are defined for progressive frame pictures; And two or three bits are defined for interlaced field/frame pictures depending on NUMREF and P or B picture types. This field is valid for P and B pictures. It is not valid for I pictures. For P or B progressive frame pictures 0 = Motion Vector Differential VLD Table 01 = Motion Vector Differential VLD Table 12 = Motion Vector Differential VLD Table 23 = Motion Vector Differential VLD Table 3. The other encodings are reserved. For P interlace field pictures with NUMREF = 0 or P/B interlace frame pictures 0 = 1-Reference Table 01 = 1-Reference Table 12 = 1-Reference Table 23 = 1-Reference Table 3. The other encodings are reserved. For P interlace field picture with NUMREF = 1 or B interlaced field pictures 0 = 2-Reference Table 01 = 2-Reference Table 12 = 2-Reference Table 23 = 2-Reference Table 34 = 2-Reference Table 45 = 2-Reference Table 56 = 2-Reference Table 67 = 2-Reference Table 7. The other encodings are reserved. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>	Project:	All	Format:	U3					
Project:	All									
Format:	U3									
19:18	FourMvBpTab (4-MV Block Pattern Table) This field specifies which table is used to decode the 4-MV block pattern (4MVBPTAB) syntax element in 4-MV macroblocks. It is identical to the variables 4MVBPTAB in the VC1 standard, section 9.1.1.37. This field is valid only in interlace frame P, B pictures, or interlace field P, B pictures. It is not valid for I picture. For interlace field P and B pictures, it is only valid if UnifiedMvMode is equal to Mixed-MV Type. For interlace frame P picture, it is only valid if									



MFD_VC1_LONG_PIC_STATE

	FourMvSwitch is 1. For interlace frame B picture, it is always valid. 0 = 4MVBP Table 01 = 4MVBP Table 12 = 4MVBP Table 23 = 4MVBP Table 3This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.									
17:16	TwoMvBpTab (2MV Block Pattern Table) This field specifies which table is used to decode the 2MV block pattern (2MVBP) syntax element in 2MV field macroblocks. It is identical to the variables 2MVBPTAB in the VC1 standard, section 9.1.1.36. This field is valid only in interlace frame P/B pictures. It is not valid for I picture, nor for interlace field P or B pictures. 0 = 2MVBP Table 01 = 2MVBP Table 12 = 2MVBP Table 23 = 2MVBP Table 3This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.									
15:14	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ					
Project:	All									
Format:	MBZ									
13:12	TransType (Picture-level Transform Type) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2</td></tr></table> <p>This field specifies the Transform Type at picture level. It is identical to the variable TTFRM in the VC1 standard, section 7.1.1.41. This field is only valid when TransTypeMbFlag is 1. Otherwise, it is reserved and MBZ. This field is set to 00 when VSTRANSFORM is 0 in the entry point layer. 00 = 8x8 Transform 01 = 8x4 Transform 10 = 4x8 Transform 11 = 4x4 Transform. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.</p>	Project:	All	Format:	U2					
Project:	All									
Format:	U2									
11	TransTypeMbFlag (Macroblock Transform Type Flag) This field indicates whether Transform Type is fixed at picture level or variable at macroblock level. It is identical to the variable TTMBF in the VC1 standard, section 7.1.1.40. This field is set to 1 when VSTRANSFORM is 0 in the entry point layer. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>variable transform type in macroblock layer</td></tr><tr><td>1h</td><td></td><td>use picture level transform type TransType</td></tr></tbody></table>	Value	Name	Description	0h		variable transform type in macroblock layer	1h		use picture level transform type TransType
Value	Name	Description								
0h		variable transform type in macroblock layer								
1h		use picture level transform type TransType								
10:8	MbModeTab (Macroblock Mode Table) This field signals which code table is used to decode the macroblock mode syntax element (MBMODE) in the macroblock layer in a P or B picture. This field is identical to the variables MBMODETAB in the VC1 standard, section 9.1.1.33. This field is valid for interlace frame P, B picture and interlace field P, B picture. It is not valid for I picture, nor progressive frame P, B pictures. Two bits are defined for interlace frame P, B pictures; And three bits are defined for interlaced field P, B pictures. Two bits are defined for interlace frame P, B pictures. There are two set of code tables selected based on if UnifiedMvMode is equal to 4-MV Type or not. 0 = Code Table 01 = Code Table 12 = Code Table 23 = Code Table 30Other encodings are invalidThree bits are defined for interlace field P, B pictures. There are two set of code tables selected based on if UnifiedMvMode is equal to Mixed-MV Type or not. 0 = Code Table 01 = Code Table 12 = Code Table 23 = Code Table 34 = Code Table 45 = Code Table 56 = Code Table 67 = Code Table 7This									



MFD_VC1_LONG_PIC_STATE

		field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.												
7:6	TransAcY (Picture-level Transform Luma AC Coding Set Index, TRANSACTABLE2 BitFieldDesc													
5:4	TransAcUV (Picture-level Transform Chroma AC Coding Set Index, TRANSACTABLE) This field, together with PQINDEX, specifies which intra AC coding set to be used for decoding the non-zero AC coefficients in a coded luma (Y) block. This field is the combination of the variables TRANSACFRM and TRANSACFRM2 in the VC1 standard. For I pictures, TransAcY is the same as TRANSACFRM2. For other pictures, it is the same as TRANSACFRM, and therefore must be programmed to be the same as TransAcUV. This field is valid for all picture types.0 = Coding set index 01 = Coding set index 12 = Coding set index 23 is invalidThis field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.													
3	TransDcTab (Intra Transform DC Table) This field specifies whether the low motion tables or the high motion tables are used to decode the Transform DC coefficients in intra-coded blocks. This field is identical to the variable TRANSDCTAB in the VC1 standard, section 8.1.1.2. This field is valid for all picture types. This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>The high motion tables</td><td>All</td></tr><tr><td>1h</td><td></td><td>The low motion tables</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		The high motion tables	All	1h		The low motion tables	All	
Value	Name	Description	Project											
0h		The high motion tables	All											
1h		The low motion tables	All											
2:0	CbpTab (Coded Block Pattern Table) This field specifies the table used to decode the CBPCY syntax element for each coded macroblock in P and B pictures. This field is combination of the variable CBPTAB for P and B frame pictures and the variable ICBPTAB in interlace field P, B pictures and interlace frame P, B pictures in the VC1 standard (Table 52 and Table 102). This field is reserved and MBZ for I or BI pictures as I only has a fixed table.000 = Table 0 (Table 169 for P, B frames or Table 124 otherwise)001 = Table 1 (Table 170 for P, B frames or Table 125 otherwise)010 = Table 2 (Table 171 for P, B frames or Table 126 otherwise)011 = Table 3 (Table 172 for P, B frames or Table 127 otherwise)100 = Table 4 (Table 128 for interlace field/frame P, B pictures)101 = Table 5 (Table 129 for interlace field/frame P, B pictures)110 = Table 6 (Table 130 for interlace field/frame P, B pictures)111 = Table 7 (Table 131 for interlace field/frame P, B pictures)This field is unique to intel VC1 VLD Long format mode, and is not used in IT and DXVA2 VC1 modes.													



MFD_VC1_BSD_OBJECT

MFD_VC1_BSD_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_MULTI_DW
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	2h VC1_DEC
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	8h
		Format:	OpCode
	15:12	Reserved	
		Project:	All
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0003h Excludes DWord (0,1)



MFD_VC1_BSD_OBJECT

		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table>	Project:	All	Format:	=n Total Length - 2				
Project:	All									
Format:	=n Total Length - 2									
1	31:24	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	23:0	<p>Indirect BSD Data Length</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U24</td></tr> </table> <p>This field provides the length in bytes of the indirect data. A value zero indicates that indirect data fetching is disabled - subsequently, the Indirect Data Start Address field is ignored. This field must have the same alignment as the Indirect Object Data Start Address.GEN6 Long Format : It is the length in bytes of the bitstream data for the current slice/picture. It includes the first byte of the first macroblock and the last byte of the last macroblock in the slice/picture. Specifically, the zero-padding bytes (if present) and the next start-code are excluded. Hardware ignores the contents after the last non-zero byte (trailing zeros). This field is sized to support VC1 AP@L4 Level bitstream. It includes the byte that contains the First MB Bit OffsetGEN7 Short Format : It is the length in bytes of the bitstream data for the current slice, including Picture/Slice Header + Emulation Prevention Bytes + any filling trailing zeros after the last MB. Hardware ignores the contents after the last non-zero byte. Trailing zero is allowed and handled correctly.</p>	Project:	All	Format:	U24				
Project:	All									
Format:	U24									
2	31:29	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	28:0	<p>Indirect Data Start Address</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[28:0]</td></tr> </table> <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the MFD Indirect Object Base Address.Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the VC1 bitstream data.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,512MB)</td><td></td></tr> </tbody> </table>	Project:	All	Format:	GraphicsAddress[28:0]	Value	Name	[0,512MB)	
Project:	All									
Format:	GraphicsAddress[28:0]									
Value	Name									
[0,512MB)										
3	31:24	<p>Reserved</p> <table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	23:16	<p>Slice Start Vertical Position</p> <p>This field specifies the position in y-direction of the first macroblock in the Slice in unit of macroblocks. For SecondField this value is reset to zero as oppoed to the VC1 spec Ref: 9.1.2 Slice Layer.This field is for both Long and Short VC1 Interface Format.</p>								
	15:9	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table>	Project:	All						
Project:	All									



MFD_VC1_BSD_OBJECT

		Format:	MBZ		
	8:0	Next Slice Vertical Position This field specifies the position in y-direction of the first macroblock in the next Slice in unit of macroblocks. This field is primarily used for error concealment. In the case that current slice is the last slice, this field should set to the height of picture (since y-direction is zero-based numbering) This field is maintained and provided by the driver for both Long and Short VC1 Interface Format.			
4	31:16	First_MB_Byte_Offset of Slice Data or Slice Header For DXVA2 VC1 Short Format only It gives the byte offset to locate the first MB data in the bitstream for a slice, relative to the Indirect BSD Data Start Address.			
	15:5	Reserved			
		Project:	All		
		Format:	MBZ		
	4	Emulation Prevention Byte Present			
		Value	Name	Description	Project
		0h		H/W needs to perform Emulation Byte Removal	All
		1h		H/W does not need to perform Emulation Byte Removal	All
	3	Reserved			
		Project:	All		
		Format:	MBZ		
	2:0	FirstMbBitOffset (First Macroblock Bit Offset)			
		Format:	U3		
		This field provides the bit offset of the first macroblock of the Slice in the first byte of the input compressed bitstream. It is used with First_MB_Byte_Offset for non-byte aligned position.			



MFX_MPEG2_PIC_STATE

MFX_MPEG2_PIC_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFX_MPEG2_PIC_STATE
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	3h MPEG2_COMMON
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	0h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	0h
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ
	11:0	DWord Length	
		Default Value:	0h Excludes DWord (0,1)= 00Bh, used for normal decode and encode mode000h, a special case to provide a dummy image state for stitch mode operation. In this case, fields in DW1 which is part of the dummy image state command are ignored by hardware.
		Format:	=n Total Length - 2
1	31:28	f_code[1][1]. Used for backward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details	



MFX_MPEG2_PIC_STATE

27:24	f_code[1][0] Used for backward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details											
23:20	f_code[0][1] Used for forward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details											
19:16	f_code[0][0] Used for forward motion vector prediction. See ISO/IEC 13818-2 7.6.3.1 for details											
15:14	Intra DC Precision <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2</td></tr></table> <p>See ISO/IEC 13818-2 6.3.10 for details.</p>	Project:	All	Format:	U2							
Project:	All											
Format:	U2											
13:12	Picture Structure This field specifies whether the picture is encoded in the form of a frame picture or one field (top or bottom) picture. See ISO/IEC 13818-2 6.3.10 for details. Format = MPEG_PICTURE_STRUCTURE00 = Reserved 01 = MPEG_TOP_FIELD10 = MPEG_BOTTOM_FIELD11 = MPEG_FRAME											
11	TFF (Top Field First) When two fields are stored in a picture, this bit indicates if the top field is the first field. For a frame P picture, the value 1 indicates that the top field of the reconstructed frame is the first field output by the decoding process, the same as defined in ISO/IEC 13818-2 6.3.10. Particularly, it is used by the hardware to calculate derivative motion vectors from the dual-prime motion vectors. For a field P picture, hardware uses this bit together with the Picture Structure to determine if the current picture is the Second Field. In this case, the definition of this bit differs from ISO/IEC 13818-2 6.3.10 - software must derive the value for this bit according to the following relation: Picture Structure = top field Picture Structure = bottom field Second Field = 0TFF = 1TFF = 0 Second Field = 1TFF = 0TFF = 1											
10	Frame Prediction Frame DCT This field provides constraints on the DCT type and prediction type. It affects the syntax of the bitstream.											
9	Concealment Motion Vector Flag This field indicates if the concealment motion vectors are coded in intra macroblocks. It affects the syntax of the bitstream.											
8	Quantizer Scale Type <table border="1"><tr><td>Format:</td><td>MPEG_Q_SCALE_TYPE</td></tr></table> <p>This field specifies the quantizer scaling type.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>MPEG_QSCALE_LINEAR</td></tr><tr><td>1h</td><td></td><td>D MPEG_QSCALE_NONLINEAR esc</td></tr></tbody></table>	Format:	MPEG_Q_SCALE_TYPE	Value	Name	Description	0h		MPEG_QSCALE_LINEAR	1h		D MPEG_QSCALE_NONLINEAR esc
Format:	MPEG_Q_SCALE_TYPE											
Value	Name	Description										
0h		MPEG_QSCALE_LINEAR										
1h		D MPEG_QSCALE_NONLINEAR esc										
7	Intra VLC Format This field is used by VLD											



MFX_MPEG2_PIC_STATE

		Scan Order																	
	6	<p>Format: MPEG_INVERSESCAN_TYPE</p> <p>This field specifies the Inverse Scan method for the DCT-domain coefficients in the blocks of the current picture.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td></td><td>MPEG_ZIGZAG_SCAN</td></tr> <tr> <td style="text-align: center;">1h</td><td></td><td>MPEG_ALTERNATE_VERTICAL_SCAN</td></tr> </tbody> </table>	Value	Name	Description	0h		MPEG_ZIGZAG_SCAN	1h		MPEG_ALTERNATE_VERTICAL_SCAN								
Value	Name	Description																	
0h		MPEG_ZIGZAG_SCAN																	
1h		MPEG_ALTERNATE_VERTICAL_SCAN																	
	5:0	Reserved																	
2	31	<p>I Slice Concealment Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW+</td></tr> <tr> <td>Exists If:</td><td>//Decoder</td></tr> </table> <p>This field controls how MPEG decoder handles MB concealment in I Slice</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td><td>Intra Concealment</td><td>Using Coefficient values to handle MB concealment</td></tr> <tr> <td style="text-align: center;">1h</td><td>Inter Concealment</td><td>Using Motion Vectors to handle MB concealment</td></tr> </tbody> </table>	Project:	DevHSW+	Exists If:	//Decoder	Value	Name	Description	0h	Intra Concealment	Using Coefficient values to handle MB concealment	1h	Inter Concealment	Using Motion Vectors to handle MB concealment				
Project:	DevHSW+																		
Exists If:	//Decoder																		
Value	Name	Description																	
0h	Intra Concealment	Using Coefficient values to handle MB concealment																	
1h	Inter Concealment	Using Motion Vectors to handle MB concealment																	
	30	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW+</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	DevHSW+	Format:	MBZ													
Project:	DevHSW+																		
Format:	MBZ																		
	29:28	<p>P/B Slice Concealment Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>DevHSW+</td></tr> <tr> <td>Exists If:</td><td>//Decoder</td></tr> </table> <p>This field controls how MPEG decoder handles MB concealment in P/B Slice.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Description</th></tr> </thead> <tbody> <tr> <td style="text-align: center;">00b</td><td>INTER</td><td> <p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use forward reference (same polarity for field pic) with MV final values set to 0.</p> </td></tr> <tr> <td style="text-align: center;">01b</td><td>LEFT</td><td> <p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)</p> </td></tr> <tr> <td></td><td>10b</td><td>ZERO</td><td>Always use forward reference (same polarity for field pic) with MV final</td></tr> </tbody> </table>	Project:	DevHSW+	Exists If:	//Decoder	Value	Name	Description	00b	INTER	<p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use forward reference (same polarity for field pic) with MV final values set to 0.</p>	01b	LEFT	<p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)</p>		10b	ZERO	Always use forward reference (same polarity for field pic) with MV final
Project:	DevHSW+																		
Exists If:	//Decoder																		
Value	Name	Description																	
00b	INTER	<p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use forward reference (same polarity for field pic) with MV final values set to 0.</p>																	
01b	LEFT	<p>If left MB is NOT Intra MB type (including skipMB), use left MB inter prediction mode [frame/field or forward/backward/bi] and MV final values as concealment.</p> <p>Otherwise (left MB is Intra MB), use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)</p>																	
	10b	ZERO	Always use forward reference (same polarity for field pic) with MV final																



MFX_MPEG2_PIC_STATE

		<table border="1"><tr><td></td><td></td><td>values set to 0 (Macroblock is concealed as INTER coded)</td></tr><tr><td>11b</td><td>INTRA</td><td>Use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)</td></tr></table>			values set to 0 (Macroblock is concealed as INTER coded)	11b	INTRA	Use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)													
		values set to 0 (Macroblock is concealed as INTER coded)																			
11b	INTRA	Use left MB dct_dc_pred[cc] values for concealment (Macroblock is concealed as INTRA MB and dct_dc_pred[cc] are DC predictor for Luma, Cr, Cb data)																			
27	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW+	Format:	MBZ															
Project:	DevHSW+																				
Format:	MBZ																				
26:25	P/B Slice Predicted BiDir Motion Type Override - Bi-direction MV Type Override	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Exists If:</td><td>//Decoder</td></tr></table> <p>This field is only applicable if the Concealment Motion Type is predicted to be Bi-directional. (It is only possible if "P/B Slice Concealment Mode" is set to "00" or "01" and left MB is a bi-directional MB).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>BID</td><td>Keep Bi-direction Prediction</td></tr><tr><td>1h</td><td>RESERVED</td><td></td></tr><tr><td>2h</td><td>FWD</td><td>Only use Forward Prediction (Backward MV is forced to invalid)</td></tr><tr><td>3h</td><td>BWD</td><td>Only use Backward Prediction (Forward MV is forced to invalid)</td></tr></tbody></table>	Project:	DevHSW+	Exists If:	//Decoder	Value	Name	Description	0h	BID	Keep Bi-direction Prediction	1h	RESERVED		2h	FWD	Only use Forward Prediction (Backward MV is forced to invalid)	3h	BWD	Only use Backward Prediction (Forward MV is forced to invalid)
Project:	DevHSW+																				
Exists If:	//Decoder																				
Value	Name	Description																			
0h	BID	Keep Bi-direction Prediction																			
1h	RESERVED																				
2h	FWD	Only use Forward Prediction (Backward MV is forced to invalid)																			
3h	BWD	Only use Backward Prediction (Forward MV is forced to invalid)																			
24	P/B Slice Predicted Motion Vector Override Final MV value Override	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Exists If:</td><td>//Decoder</td></tr></table> <p>This field is only applicable if the Concealment Motion Vectors are non-zero. It is only possible if "P/B Slice Concealment Mode" is set to "00" or "01" and left MB has non-zero motion vectors).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Predicted</td><td>Motion Vectors use predicted values</td></tr><tr><td>1h</td><td>ZERO</td><td>Motion Vectors force to 0</td></tr></tbody></table>	Project:	DevHSW+	Exists If:	//Decoder	Value	Name	Description	0h	Predicted	Motion Vectors use predicted values	1h	ZERO	Motion Vectors force to 0						
Project:	DevHSW+																				
Exists If:	//Decoder																				
Value	Name	Description																			
0h	Predicted	Motion Vectors use predicted values																			
1h	ZERO	Motion Vectors force to 0																			
23:15	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ																	
Format:	MBZ																				
14	LoadSlicePointerFlag - LoadBitStreamPointerPerSlice	<table border="1"><tr><td>Exists If:</td><td>//Encoder</td></tr></table> <p>To support multiple slice picture and additional header/data insertion before and after an encoded slice. When this field is set to 0, bitstream pointer is only loaded once for the first slice of a frame. For subsequent slices in the frame, bitstream data are stitched together to form a single output data stream. When this field is set to 1, bitstream pointer is loaded for each slice of a frame. Basically bitstream data for different slices of a frame will be written to different memory locations.</p>	Exists If:	//Encoder																	
Exists If:	//Encoder																				



MFX_MPEG2_PIC_STATE

			Description
		0h	Load BitStream Pointer only once for the first slice of a frame
		1h	Load/reload BitStream Pointer only once for each slice, reload the start location of the bitstream buffer from the Indirect PAK-BSE Object Data Start Address field
	13	Reserved	
		Format:	MBZ
	12	Reserved	
		Format:	MBZ
	11	Reserved	
		Format:	MBZ
	10:9	Picture Coding Type	
		Format:	MPEG_PICTURE_CODING_TYPE
		This field identifies whether the picture is an intra-coded picture (I), predictive-coded picture (P) or bi-directionally predictive-coded picture (B). See ISO/IEC 13818-2 6.3.9 for details.	
		Value	Name
		00b	Reserved
		01b	MPEG_I_PICTURE
		10b	10 = MPEG_P_PICTURE
		11b	MPEG_B_PICTURE
	8:2	Reserved	
		Format:	MBZ
	1	MismatchControlDisabled	
		These 2 bits flag disables mismatch control of the inverse transformation for some specific cases during reference reconstruction.	
		Value	Name
			Description
		00b	Mismatch control applies to all MBs
		01b	Disable mismatch control to all intra MBs whose all AC-coefficients are zero.
		10b	Disable mismatch control to all MBs whose all AC-coefficients are zero.
		11b	Disable mismatch control to all MBs.
	0	Disable Mismatch	
		To disable MPEG2 IDCT fixed point arithmetic correction	
3	31	Slice Concealment Disable Bit	
		Project:	DevHSW+
		Exists If:	//Decode



MFX_MPEG2_PIC_STATE

If VINunit detects the next slice starting position is either out-of-bound or smaller than or equal to the current slice starting position, VIN will set the current slice to be 1 MB and force VMDunit to do slice concealment on the next slice.

This bit will disable this feature and the MB data from the next slice will be decoded from bitstream.

Value	Name	Description
0h	Enable [Default]	VIN will force next slice to be concealment if detects slice boundary error
1h	Disable	VIN will not force next slice to be in concealment

Programming Notes

Driver has an option to detect the scenario given in description (above) and remove the second (out-of-order) slice. In this case, hardware will decode the first slice in completion and do concealment till the third slice. It should yield a picture with better quality this way.

30:29 **Reserved**

Format: MBZ

28:24 **Reserved**

23:16 **FrameHeightInMBsMinus1[7:0] (Picture Height in Macroblocks)**

Format: U8

15:8 **Reserved**

Format: MBZ for future supporting width > 4K

7:0 **FrameWidthInMBsMinus1[7:0] (Picture Width in Macroblocks)**

Project: All

Format: U8

4

31:16 **MinFrameWSize**

Project: All

Format: U16

- Minimum Frame Size [15:0] (16-bit) (Encoder Only)Mininum Frame Size is specified to compensate for intel Rate ControlCurrently zero fill (no need to perform emulation byte insertion) is done only to the end of the CABAC_ZERO_WORD insertion (if any) at the last slice of a picture. Intel encoder parameter, not part of DXVA. The caller should always make sure that the value, represented by Minimum Frame Size, is always less than maximum frame size FrameBitRateMax (DWORD 10 bits 29:16). This field is reserved in Decode mode.

Value	Name	Description
[0,0003FFFFh]		The programmable range when MinFrameWSizeUnits is 00.
[0,000FFFFFh]		The Programmable range when MinFrameWSizeUnits is 01.
[0,03FFFFFFh]		The Programmable range when MinFrameWSizeUnits is 10.



MFX_MPEG2_PIC_STATE

		[0,xFFFFFFFFh]		The Programmable range when MinFrameWSizeUnits is 11.									
		0h	[Default]										
15	Reserved												
	Project:		All										
	Format:		MBZ										
14:12	RoundInterAC, rounding precision for non-Intra AC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16												
11	Reserved												
	Format:		MBZ										
10:8	RoundIntraAC rounding precision for Intra AC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16												
7	Reserved												
	Format:		MBZ										
6:4	RoundInterDC rounding Precision for non-Intra-DC000: +1/16001: +2/16010: +3/16011: +4/16100: +5/16101: +6/16110: +7/16111: +8/16												
3	Reserved												
	Format:		MBZ										
2:1	RoundIntraDC rounding Precision for Intra-DC00: +1/801: +2/810: +3/811: +4/8												
0	Reserved												
5	31:17	Reserved (for future Mask bits)											
	16	FrameSizeControlMask Frame size conformance maskThis field is used when MacroblockStatEnable is set to 1.											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;"></td> <td style="text-align: center; padding: 2px;">Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;"></td> <td style="text-align: center; padding: 2px;">Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.</td> </tr> </tbody> </table>	Value	Name	Description	0h		Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control	1h		Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.		
Value	Name	Description											
0h		Do not change Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control											
1h		Replace Slice Quantization Parameter values in MFC_MPEG2_SLICEGROUP_STATE with suggested slice QP value for frame level Rate control values in MFC_IMAGE_STATUS control register.											
	15:13	Reserved											



MFX_MPEG2_PIC_STATE

12	InterMBForceCBPZeroControlMask Format: U1 Inter MB Force CBP ZERO mask. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>[0,FFFFFFFh]</td><td></td><td></td><td></td></tr><tr><td>0h</td><td></td><td>No effect</td><td>All</td></tr><tr><td>1h</td><td></td><td>Zero out all A/C coefficients for the inter MB violating Inter Confirmance</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	[0,FFFFFFFh]				0h		No effect	All	1h		Zero out all A/C coefficients for the inter MB violating Inter Confirmance	All				
Value	Name	Description	Project																		
[0,FFFFFFFh]																					
0h		No effect	All																		
1h		Zero out all A/C coefficients for the inter MB violating Inter Confirmance	All																		
11:10	MinFrameWSizeUnits This field is the Minimum Frame Size Units <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>00b</td><td>compatibility mode</td><td>Minimum Frame Size is in old mode (words, 2bytes)</td><td>All</td></tr><tr><td>01b</td><td>16 byte</td><td>Minimum Frame Size is in 16bytes</td><td>All</td></tr><tr><td>10b</td><td>4Kb</td><td>Minimum Frame Size is in 4Kbytes</td><td>All</td></tr><tr><td>11b</td><td>16Kb</td><td>Minimum Frame Size is in 16Kbytes</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	00b	compatibility mode	Minimum Frame Size is in old mode (words, 2bytes)	All	01b	16 byte	Minimum Frame Size is in 16bytes	All	10b	4Kb	Minimum Frame Size is in 4Kbytes	All	11b	16Kb	Minimum Frame Size is in 16Kbytes	All
Value	Name	Description	Project																		
00b	compatibility mode	Minimum Frame Size is in old mode (words, 2bytes)	All																		
01b	16 byte	Minimum Frame Size is in 16bytes	All																		
10b	4Kb	Minimum Frame Size is in 4Kbytes	All																		
11b	16Kb	Minimum Frame Size is in 16Kbytes	All																		
9	MBRateControlMask MB Rate Control conformance maskThis field is ignored when MacroblockStatEnable is disabled or MB level Rate control flag for the current MB is disable in Macroblock Status Buffer. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer</td></tr><tr><td>1h</td><td></td><td>Apply RC QP delta for all macroblock</td></tr></tbody></table>	Value	Name	Description	0h		Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer	1h		Apply RC QP delta for all macroblock											
Value	Name	Description																			
0h		Do not change QP values of inter macroblock with suggested QP values in Macroblock Status Buffer																			
1h		Apply RC QP delta for all macroblock																			
8	Reserved																				
7	Reserved Format: MBZ																				
6:4	Reserved																				
3	FrameBitRateMinReportMask This is a mask bit controlling if the condition of frame level bit count is less than FrameBitRateMin. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	All	1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.	All								
Value	Name	Description	Project																		
0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	All																		
1h	Enable	set bit0 and bit 1of MFC_IMAGE_STATUS control register if the total frame level bit counter is less than or equal to Frame Bit rate Minimum limit.	All																		
2	FrameBitRateMaxReportMask This is a mask bit controlling if the condition of frame level bit count exceeds																				



MFX_MPEG2_PIC_STATE

		FrameBitRateMax. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable</td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td><td>All</td></tr> <tr> <td>1h</td><td>Enable</td><td>set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	All	1h	Enable	set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.	All
Value	Name	Description	Project											
0h	Disable	Do not update bit0 of MFC_IMAGE_STATUS control register.	All											
1h	Enable	set bit0 and bit 1 of MFC_IMAGE_STATUS control register if the total frame level bit counter is greater than or equal to Frame Bit rate Maximum limit.	All											
	1	InterMBMaxSizeReportMask This is a mask bit controlling if the condition of any inter MB in the frame exceeds InterMBMaxSize. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td></td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td></tr> <tr> <td>1h</td><td></td><td>set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.</td></tr> </tbody> </table>	Value	Name	Description	0h		Do not update bit0 of MFC_IMAGE_STATUS control register.	1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.			
Value	Name	Description												
0h		Do not update bit0 of MFC_IMAGE_STATUS control register.												
1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Inter MB Conformance Max size limit.												
	0	IntraMBMaxSizeReportMask This is a mask bit controlling if the condition of any intra MB in the frame exceeds IntraMBMaxSize. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td></td><td>Do not update bit0 of MFC_IMAGE_STATUS control register.</td></tr> <tr> <td>1h</td><td></td><td>set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.</td></tr> </tbody> </table>	Value	Name	Description	0h		Do not update bit0 of MFC_IMAGE_STATUS control register.	1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.			
Value	Name	Description												
0h		Do not update bit0 of MFC_IMAGE_STATUS control register.												
1h		set bit0 of MFC_IMAGE_STATUS control register if the total bit counter for the current MB is greater than the Intra MB Conformance Max size limit.												
[ExistsIf]Encode Only	6	31:28 Reserved Format: MBZ												
		27:16 InterMBMaxSize Default Value: FFFh This field, Inter MB Conformance Max size limit, indicates the allowed max bit count size for Inter MB												
		15:12 Reserved Format: MBZ												
		11:0 IntraMBMaxSize Default Value: FFFFh This field, Intra MB Conformance Max size limit, indicates the allowed max bit count size for Intra MB												
	7	31:1 Reserved Format: MBZ												
	0	VSL top MB Trans8x8flag												



MFX_MPEG2_PIC_STATE

		<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Exists If:</td><td>//Encode Only</td></tr></table>	Project:	DevHSW+	Exists If:	//Encode Only								
Project:	DevHSW+													
Exists If:	//Encode Only													
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>VSL will only fetch the current MB data.</td></tr><tr><td>1</td><td>Enable</td><td>When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.</td></tr></tbody></table>	Value	Name	Description	0	Disable	VSL will only fetch the current MB data.	1	Enable	When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.			
Value	Name	Description												
0	Disable	VSL will only fetch the current MB data.												
1	Enable	When this bit is set VSL will make extra fetch to memory to fetch the MB data for top MB.												
8 [ExistsIf]Encode Only	31:24	<p>SliceDeltaQPMax[3]</p> <table border="1"><tr><td>Format:</td><td>S7</td></tr></table> <p>This field is the Slice level delta QP for total bit-count above FrameBitRateMax - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame exceeds FrameBitRateMax but is within 1/8 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of (FrameBitRateMax, (FrameBitRateMax+ FrameBitRateMaxDelta>>3)).</p> <p>Range: [-30,30]</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td></tr><tr><td>1h</td><td>Enable</td></tr></tbody></table> <table border="1"><thead><tr><th>Note</th><th>Description</th></tr></thead><tbody><tr><td>#</td><td></td></tr></tbody></table>	Format:	S7	Value	Name	0h	Disable	1h	Enable	Note	Description	#	
Format:	S7													
Value	Name													
0h	Disable													
1h	Enable													
Note	Description													
#														
	23:16	<p>SliceDeltaQPMax[2]</p> <table border="1"><tr><td>Format:</td><td>S7</td></tr></table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/8 and below 1/4 This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between 1/8 and 1/4 of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of ((FrameBitRateMax+ FrameBitRateMaxDelta>>3), (FrameBitRateMax+ FrameBitRateMaxDelta>>2)).</p>	Format:	S7										
Format:	S7													
	15:8	<p>SliceDeltaQPMax[1]</p> <table border="1"><tr><td>Format:</td><td>S7</td></tr></table> <p>Range: [-30,30]</p> <p>This field is the Slice level delta QP for bit-count above FrameBitRateMax - above1/ 4 and below 1/2 This field is used to calculate the suggested slice QP into the</p>	Format:	S7										
Format:	S7													



MFX_MPEG2_PIC_STATE

		MFC_IMAGE_STATUS control register when total bit count for the entire frame is between $\frac{1}{4}$ and $\frac{1}{2}$ of FrameBitRateMaxDelta above FrameBitRateMax, i.e., in the range of $((FrameBitRateMax + FrameBitRateMaxDelta) >> 2)$, $(FrameBitRateMax + FrameBitRateMaxDelta) >> 1$.
	7:0	SliceDeltaQPMax[0] Format: Range: [-30,30] This field is the Slice level delta QP for bit-count above FrameBitRateMax - above 1/2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is above FrameBitRateMax by more than half the distance of FrameBitRateMaxDelta , i.e., in the range of $((FrameBitRateMax + FrameBitRateMaxDelta) >> 1)$, infinite).
9 [ExistsIf]Encode Only	31:24	SliceDeltaQPMin[3] Format: Range: [-30,30] This field is the Slice level delta QP for total bit-count below FrameBitRateMin - first 1/8 regionThis field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is less than FrameBitRateMin and greater than or equal to 1/8 the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of $[(FrameBitRateMin - FrameBitRateMinDelta) >> 3]$, FrameBitRateMin).
	23:16	SliceDeltaQPMin[2] Format: Range: [-30,30] This field is the Slice level delta QP for bit-count below FrameBitRateMin - below 1/ 8 and above 1/ 4This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between one-eighth and quarter the distance of FrameBitRateMinDelta from FrameBitRateMin, i.e., in the range of $[(FrameBitRateMin - FrameBitRateMinDelta) >> 2]$, $(FrameBitRateMin - FrameBitRateMinDelta) >> 3$).
	15:8	SliceDeltaQPMin[1] Format: Range: [-30,30] This field is the Slice level delta QP for bit-count below FrameBitRateMin- below 1/4 and above 1/ 2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is between quarter and half the distance of FrameBitRateMinDelta from



MFX_MPEG2_PIC_STATE

		FrameBitRateMin, i.e., in the range of [(FrameBitRateMin- FrameBitRateMinDelta>>1), (FrameBitRateMin- FrameBitRateMinDelta>>2)].												
	7:0	SliceDeltaQPMin[0] Format: Range: [-30,30] This field is the Slice Level Delta QP for bit-count below FrameBitRateMin - below 1/2This field is used to calculate the suggested slice QP into the MFC_IMAGE_STATUS control register when total bit count for the entire frame is below FrameBitRateMin by more than half the distance of FrameBitRateMinDelta , i.e., in the range of [0, (FrameBitRateMin- FrameBitRateMinDelta>>1)].												
10 [ExistsIf]Encode Only	31	FrameBitrateMaxUnit This field is the Frame Bitrate Maximum Limit Units. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Byte</td><td>FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0</td><td>All</td></tr><tr><td>1h</td><td>Kilobyte</td><td>FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0	All	1h	Kilobyte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0	All
Value	Name	Description	Project											
0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMaxUnitMode is 1 and in units of 128 Bytes if FrameBitrateMaxUnitMode is 0	All											
1h	Kilobyte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0	All											
	30	FrameBitrateMaxUnitMode BitField This field is the Frame Bitrate Maximum Limit Units.dDesc <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Compatibility mode</td><td>FrameBitRateMaxUnit is in old mode (128b/16Kb)</td><td>All</td></tr><tr><td>1h</td><td>New mode</td><td>FrameBitRateMaxUnit is in new mode (32byte/4Kb)</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	All	1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)	All
Value	Name	Description	Project											
0h	Compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	All											
1h	New mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)	All											
	29:16	FrameBitRateMax This field is the Frame Bitrate Maximum Limit. This field along with FrameBitrateMaxUnit determines maximum allowed bits in a frame before multi-pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count exceeds this value. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28 and 29 should be 0. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0-512KB</td><td></td><td>The programmable range 0-512KB when FrameBitrateMaxUnit is 0.</td></tr><tr><td>0-8190KB</td><td></td><td>The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.</td></tr></tbody></table>	Value	Name	Description	0-512KB		The programmable range 0-512KB when FrameBitrateMaxUnit is 0.	0-8190KB		The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.			
Value	Name	Description												
0-512KB		The programmable range 0-512KB when FrameBitrateMaxUnit is 0.												
0-8190KB		The programmable range 0-8190KB when FrameBitrateMaxUnit is 1.												
	15	FrameBitrateMinUnit This field is the Frame Bitrate Minimum Limit Units. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead></table>	Value	Name	Description	Project								
Value	Name	Description	Project											



MFX_MPEG2_PIC_STATE

		0h	Byte	FrameBitRateMax is in units of 32 Bytes when FrameBitrateMinUnitMode is 1 and in units of 128 Bytes if FrameBitrateMinUnitMode is 0	All	
		1h	KiloByte	FrameBitRateMax is in units of 4KBytes Bytes when FrameBitrateMaxUnitMode is 1 and in units of 16KBytes if FrameBitrateMaxUnitMode is 0	All	
14	FrameBitrateMinUnitMode					
	This field is the Frame Bitrate Minimum Limit Units.ValueNameDescriptionProject					
		Value	Name	Description	Project	
		0h	compatibility mode	FrameBitRateMaxUnit is in old mode (128b/16Kb)	All	
		1h	New Mode	FrameBitRateMaxUnit is in new mode (32byte/4Kb)	All	
13:0	FrameBitRateMin					
	This field is the Frame Bitrate Minimum Limit ()This field along with FrameBitrateMinUnit determines minimum allowed bits in a Frame before Multi-Pass gets triggered (when enabled). In other words, multi-pass is triggered when the actual frame byte count is less than this value. When FrameBitrateMinUnitMode is 0 (compatibility mode) bits 0:11 should be used, bits 12 and 13 should be 0. Range: The programmable range 0-512KB When FrameBitrateMinUnit is in 0. Programmable range is 0-8190 KB when FrameBitrateMinUnit is in 1					
11 [ExistsIf]Encode Only	31	Reserved				
		Format:		MBZ		
	30:16	FrameBitRateMaxDelta				
		Default Value:		0h		
		Project:		All		
		Access:		None		
		Format:		U15		
		This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. The programmable range is either 0- 512KB or 4MBB in FrameBitrateMaxUnit of 128 Bytes or 16KB respectively.				
		This field is used to select the slice delta QP when FrameBitRateMax Is exceeded. It shares the same FrameBitrateMaxUnit. When FrameBitrateMaxUnitMode is 0(compatibility mode) bits 16:27 should be used, bits 28, 29 and 30 should be 0.				
	15	Reserved				
		Project:		All		
		Format:		MBZ		
	14:0	FrameBitRateMinDelta				



MFX_MPEG2_PIC_STATE

		<p>This field is used to select the slice delta QP when FrameBitRateMin Is exceeded. It shares the same FrameBitrateMinUnit. When FrameBitrateMinUnitMode is 0(compatibility mode) bits 0:11 should be used, bits 12, 13 and 14 should be 0. Note: HW requires the following condition FrameBitRateMinDelta <= 2*FrameBitRateMinMust be true, otherwise it may cause unpredicted behavior.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0-1024KB</td><td></td><td>The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.</td></tr><tr><td>0-16380KB</td><td></td><td>Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.</td></tr></tbody></table>	Value	Name	Description	0-1024KB		The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.	0-16380KB		Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.		
Value	Name	Description											
0-1024KB		The programmable range 0-1024KB When FrameBitrateMinUnit is in 32Bytes.											
0-16380KB		Programmable range is 0-16380KB when FrameBitrateMinUnit is in 4Kbytes.											
12	31:21	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ												
	20	<p>VMD Error Logic</p> <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable [Default]</td><td></td></tr><tr><td>1</td><td>Enable</td><td>Error Handling</td></tr></tbody></table>	Project:	DevHSW+	Value	Name	Description	0	Disable [Default]		1	Enable	Error Handling
Project:	DevHSW+												
Value	Name	Description											
0	Disable [Default]												
1	Enable	Error Handling											
	19	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ												
	18	<p>VAD Error Logic</p> <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Enable [Default]</td><td>Error reporting ON in case of premature Slice done</td></tr><tr><td>1</td><td>Disable</td><td>CABAC Engine will auto decode the bitstream in case of premature slice done.</td></tr></tbody></table>	Project:	DevHSW+	Value	Name	Description	0	Enable [Default]	Error reporting ON in case of premature Slice done	1	Disable	CABAC Engine will auto decode the bitstream in case of premature slice done.
Project:	DevHSW+												
Value	Name	Description											
0	Enable [Default]	Error reporting ON in case of premature Slice done											
1	Disable	CABAC Engine will auto decode the bitstream in case of premature slice done.											
	17	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr></table>	Project:	DevHSW+									
Project:	DevHSW+												
	16	<p>VMD OLDB Control Signal Determination</p> <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Disable</td><td>Set to original OLDB determination.</td></tr><tr><td>1</td><td>Enable</td><td>Set all MBs as intra MB while calculating OLDB Control Signal.</td></tr></tbody></table>	Project:	DevHSW+	Value	Name	Description	0	Disable	Set to original OLDB determination.	1	Enable	Set all MBs as intra MB while calculating OLDB Control Signal.
Project:	DevHSW+												
Value	Name	Description											
0	Disable	Set to original OLDB determination.											
1	Enable	Set all MBs as intra MB while calculating OLDB Control Signal.											
	15:0	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ												





MFD_MPEG2_BSD_OBJECT

MFD_MPEG2_BSD_OBJECT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h MFD_MPEG2_BSD_OBJECT
		Format:	OpCode
	26:24	Media Command Opcode	
		Default Value:	3h MPEG2_DEC
		Format:	OpCode
1	23:21	SubOpcode A	
		Default Value:	1h
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	8h
		Format:	OpCode
	15:12	Reserved	
		Project:	All
		Format:	MBZ
1	11:0	DWord Length	
		Default Value:	0003h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
1	31:0	Indirect BSD Data Length	



MFD_MPEG2_BSD_OBJECT

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>It is the length in bytes of the bitstream data for the current slice. It includes the first byte of the first macroblock and the last non-zero byte of the last macroblock in the slice. Specifically, the zero-padding bytes (if present) and the next start-code are excluded.</p> <p>This field is sized to support beyond MPEG-2 MP@HL bitstream (<4K). According to Table 8-6 of ISO/IEC 13818-2, the maximum number of bits per macroblock for 4:2:0 is 4608. So the maximum slice size for 4K x 4K is $4608 * 256 / 8 = 147,456$ bytes (0x24000), which requires 18 bits.</p> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>As MPEG-2 spec does not post any limitation of the size of zero-padding bytes, it is possible to have a slice data with large length (including zero-padding bytes). As the data beyond 0x10E00 would only be zero bytes for a valid slice data zero-padding restriction is removed</td><td>DevHSW+</td></tr></tbody></table>	Project:	All	Format:	U32	Programming Notes	Project	As MPEG-2 spec does not post any limitation of the size of zero-padding bytes, it is possible to have a slice data with large length (including zero-padding bytes). As the data beyond 0x10E00 would only be zero bytes for a valid slice data zero-padding restriction is removed	DevHSW+
Project:	All									
Format:	U32									
Programming Notes	Project									
As MPEG-2 spec does not post any limitation of the size of zero-padding bytes, it is possible to have a slice data with large length (including zero-padding bytes). As the data beyond 0x10E00 would only be zero bytes for a valid slice data zero-padding restriction is removed	DevHSW+									
2	31:29	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	28:0	Indirect Data Start Address <p>This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the BSD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the MPEG2 VLD bitstream data. This address points to the first byte of the MB layer data, i.e. not including slice header.</p>								
3..4	31:0	Inline Data <p>All the required Slice Header parameters and error handling settings are captured as MFD_MPEG2_BSD_OBJECT Inline Data Descriptor structures. It has a fixed size of 2 DWs. Its definition is described in the next section.</p>								



MFC_MPEG2_SLICEGROUP_STATE

MFC_MPEG2_SLICEGROUP_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_MPEG2_SLICEGROUP_STATE Format: OpCode
	26:24	Media Command Opcode Default Value: 3h MPEG2 Format: OpCode
	23:21	SubOpcode A Default Value: 2h MEDIA_ Format: OpCode
	20:16	SubOpcode B Default Value: 3h MEDIA_ Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 6h Excludes DWord (0,1) Project: All Format: =n Total Length - 2
	31	MbRateCtrlFlag- RateControlCounterEnable (Encoder-only) To enable the accumulation of bit allocation for rate controlThis field enables hardware Rate Control logic. The rest of the RC control fields are only valid when this field is set to 1. Otherwise, hardware ignores these fields. Note: To reset MB level rate control (QRC), we need to set both bits
1		



MFC_MPEG2_SLICEGROUP_STATE

	MbRateCtrlFlag and MbRateCtrlReset to 1 in the new slice															
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable</td><td>All</td></tr> <tr> <td>1h</td><td>Enable</td><td>All</td></tr> </tbody> </table>	Value	Name	Project	0h	Disable	All	1h	Enable	All						
Value	Name	Project														
0h	Disable	All														
1h	Enable	All														
30	MbRateCtrlReset- ResetRateControlCounter (Encoder-only) To reset the bit allocation accumulation counter to 0 to restart the rate control. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Disable</td><td>Not reset</td><td>All</td></tr> <tr> <td>1h</td><td>Enable</td><td>reset</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	Disable	Not reset	All	1h	Enable	reset	All			
Value	Name	Description	Project													
0h	Disable	Not reset	All													
1h	Enable	reset	All													
29:28	MbRateCtrlMode- RC Trigger Mode (Encoder-only) <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>00b</td><td></td><td>Always Rate Control, whereas RC becomes active if sum_act > sum_target or sum_act < sum_target</td></tr> <tr> <td>01b</td><td></td><td>Gentle Rate Control, whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt</td></tr> <tr> <td>10b</td><td></td><td>Loose Rate Control, whereas RC becomes active if sum_act > sum_max or sum_act < sum_min</td></tr> <tr> <td>11b</td><td></td><td>Reserved</td></tr> </tbody> </table>	Value	Name	Description	00b		Always Rate Control, whereas RC becomes active if sum_act > sum_target or sum_act < sum_target	01b		Gentle Rate Control, whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt	10b		Loose Rate Control, whereas RC becomes active if sum_act > sum_max or sum_act < sum_min	11b		Reserved
Value	Name	Description														
00b		Always Rate Control, whereas RC becomes active if sum_act > sum_target or sum_act < sum_target														
01b		Gentle Rate Control, whereas RC becomes active if sum_act > upper_midpt or sum_act < lower_midpt														
10b		Loose Rate Control, whereas RC becomes active if sum_act > sum_max or sum_act < sum_min														
11b		Reserved														
27:24	MbRateCtrlParam- RC Stable Tolerance (Encoder-only) <table border="1"> <tr> <td>Format:</td><td>U4</td></tr> <tr> <td colspan="2">This field specifies the tolerance required to deactivate RC once it has been triggered.</td></tr> <tr> <th>Value</th><th>Name</th></tr> <tr> <td>[0, 15]</td><td></td></tr> </table>	Format:	U4	This field specifies the tolerance required to deactivate RC once it has been triggered.		Value	Name	[0, 15]								
Format:	U4															
This field specifies the tolerance required to deactivate RC once it has been triggered.																
Value	Name															
[0, 15]																
23	RateCtrlPanicFlag - RC Panic Enable (Encoder-only) If this field is set to 1, RC enters panic mode when sum_act > sum_max. RC Panic Type field controls what type of panic behavior is invoked. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0</td><td>Disable</td><td>All</td></tr> <tr> <td>1</td><td>Enable</td><td>All</td></tr> </tbody> </table>	Value	Name	Project	0	Disable	All	1	Enable	All						
Value	Name	Project														
0	Disable	All														
1	Enable	All														
22	RateCtrlPanicType - RC Panic Type (Encoder-only) This field selects between two RC Panic methods. If it is set to 0, in panic mode, the macroblock QP is maxed out, setting to requested QP + QP_max_pos_mod. If it is set to 1, for an intra macroblock, AC CBPs are set to zero (note that DC CBPs are not modified). For inter macroblocks, AC and DC CBPs are forced to zero. <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td></td><td>QP Panic</td></tr> <tr> <td>1h</td><td></td><td>CBP Panic</td></tr> </tbody> </table>	Value	Name	Description	0h		QP Panic	1h		CBP Panic						
Value	Name	Description														
0h		QP Panic														
1h		CBP Panic														
21	Reserved															



MFC_MPEG2_SLICEGROUP_STATE

		Project:	All												
		Format:	MBZ												
20	SkipConvDisabled - MB Type Skip Conversion Disable (Encoder-only) This field is only valid for a P or B slice. It must be zero for other slice types. Rules are provided in Section 2.3.3.1.6	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Enable</td><td>Enable skip type conversion</td><td>All</td></tr><tr><td>1h</td><td>Disable</td><td>Disable skip type conversion</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Enable	Enable skip type conversion	All	1h	Disable	Disable skip type conversion	All	
Value	Name	Description	Project												
0h	Enable	Enable skip type conversion	All												
1h	Disable	Disable skip type conversion	All												
19	IsLastSliceGrp IsLastSliceGrp = 1 if the current slice group is the last slice group of a picture; 0 otherwise. It is used by the zero filling in the Minimum Frame Size test.														
18	BitstreamOutputFlag - Compressed BitStream Output Disable Flag (Encoder-only) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Enable</td><td>enable the writing of the output compressed bitstream</td></tr><tr><td>1h</td><td>Disable</td><td>disable the writing of the output compressed bitstream</td></tr></tbody></table>	Value	Name	Description	0h	Enable	enable the writing of the output compressed bitstream	1h	Disable	disable the writing of the output compressed bitstream					
Value	Name	Description													
0h	Enable	enable the writing of the output compressed bitstream													
1h	Disable	disable the writing of the output compressed bitstream													
17	HeaderPresentFlag - Header Insertion Present in Bitstream (Encoder-only) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>no header insertion into the output bitstream buffer, in front of the current slice encoded bits</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	no header insertion into the output bitstream buffer, in front of the current slice encoded bits	All	1h	Enable	header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.	All		
Value	Name	Description	Project												
0h	Disable	no header insertion into the output bitstream buffer, in front of the current slice encoded bits	All												
1h	Enable	header insertion into the output bitstream buffer is present, and is in front of the current slice encoded bits.	All												
16	SliceData PresentFlag - SliceData Insertion Present in Bitstream (Encoder-only) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>no Slice Data insertion into the output bitstream buffer</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Slice Data insertion into the output bitstream buffer is present.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	no Slice Data insertion into the output bitstream buffer	All	1h	Enable	Slice Data insertion into the output bitstream buffer is present.	All		
Value	Name	Description	Project												
0h	Disable	no Slice Data insertion into the output bitstream buffer	All												
1h	Enable	Slice Data insertion into the output bitstream buffer is present.	All												
15	TailPresentFlag - Tail Insertion Present in bitstream (Encoder-only) <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>no tail insertion into the output bitstream buffer, after the current slice encoded bits</td></tr><tr><td>1h</td><td></td><td>tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.</td></tr></tbody></table>	Value	Name	Description	0h		no tail insertion into the output bitstream buffer, after the current slice encoded bits	1h		tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.					
Value	Name	Description													
0h		no tail insertion into the output bitstream buffer, after the current slice encoded bits													
1h		tail insertion into the output bitstream buffer is present, and is after the current slice encoded bits.													
14	FirstSliceHdrDisabled when this is on, the first slice header of the slice group is expected to be provided by the user via insertion command. PAK HW will skip it.														
13	IntraSlice intra slice value included in slice headers, when IntraSliceFlag = 1.														
12	IntraSliceFlag intra slice flag included in slice headers														



MFC_MPEG2_SLICEGROUP_STATE

	11:8	Reserved	Format:	MBZ for SliceID extension
	7:4	SliceID[3:0] (Encoder-only)	To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP	
	3:2	Reserved	Format:	MBZ for StreamID extension
	1:0	StreamID[1:0] (Encoder-only)	To identify the output data (coding information record) returned for rate control from PAK to ENC and VPP	
2	31:24	NextSgMbYcnt - also NextStartVertPos	Vertical count of the first MB in the next slice group (Encoder-only) Note: This field restricts total number of MB in the Y direction to 255 or less.	
	23:16	NextSgMbXcnt - also NextStartHorzPos	BitFieldDesc	
	15:8	FirstMbYcnt - also CurrStartVertPos	Project: Format:	All U8 also CurrStartVertPos, Vertical count of the first MB in the current slice group (Encoder-only)
	7:0	FirstMbXcnt - also CurrStartHorzPos	Project: Format:	All U8 Horizontal count of the first MB in the current slice group (Encoder-only)
3	31:9	Reserved	Format:	MBZ
	8	SliceGroupSkip	Project: Exists If: Format:	All //Encoder Only U1 All macroblocks are skipped
	7:6	Reserved	Format:	MBZ
	5:0	SliceGroupQp	Project: Exists If:	All //Encoder Only



MFC_MPEG2_SLICEGROUP_STATE

		<table border="1"><tr><td>Format:</td><td>U6</td></tr><tr><td colspan="2">Initial slice quality parameter</td></tr></table>	Format:	U6	Initial slice quality parameter				
Format:	U6								
Initial slice quality parameter									
4	31:29	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ					
Format:	MBZ								
28:0	BitstreamOffset - Indirect PAK-BSE Data Start Address (Write) <table border="1"><tr><td>Exists If:</td><td>//Encoder Only</td></tr><tr><td colspan="2">This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes. For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access. This field is only valid for AVC encode mode.</td></tr><tr><th>Value</th><th>Name</th></tr><tr><td>[0, 512MB)</td><td></td></tr></table>	Exists If:	//Encoder Only	This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes. For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access. This field is only valid for AVC encode mode.		Value	Name	[0, 512MB)	
Exists If:	//Encoder Only								
This field specifies the memory starting address (offset) to write out the compressed bitstream data from the BSE processing. This pointer is relative to the MFC Indirect PAK-BSE Object Base Address. It is a byte-aligned address for the AVC bitstream data in both CABAC/CAVLC Modes. For Write, there is no need to have a data length field. It is assumed the global memory bound check specified in the IND_OBJ_BASE_ADDRESS command (Indirect PAK-BSE Object Access Upper Bound) will take care of any illegal write access. This field is only valid for AVC encode mode.									
Value	Name								
[0, 512MB)									
5	31:24	MaxQpNegModifier - Magnitude of QP Max Negative Modifier (Encoder-only) <table border="1"><tr><td>Format:</td><td>U8</td></tr></table> <p>This field specifies the lower limit of the QP modifier.</p> <table border="1"><tr><th>Value</th><th>Name</th></tr><tr><td>[0, 51]</td><td></td></tr></table>	Format:	U8	Value	Name	[0, 51]		
Format:	U8								
Value	Name								
[0, 51]									
23:16	MaxQpPosModifier - Magnitude of QP Max Positive Modifier (Encoder-only) <table border="1"><tr><td>Format:</td><td>U8</td></tr></table> <p>This field specifies the upper limit of the QP modifier.</p> <table border="1"><tr><th>Value</th><th>Name</th></tr><tr><td>[0, 51]</td><td></td></tr></table>	Format:	U8	Value	Name	[0, 51]			
Format:	U8								
Value	Name								
[0, 51]									
15:12	ShrinkParam - Shrink Resistance (Encoder-only) <table border="1"><tr><td>Format:</td><td>U4</td></tr></table> <p>This field specifies the additional points added each time decreased correction is invoked.</p> <table border="1"><tr><th>Value</th><th>Name</th></tr><tr><td>[0, 15]</td><td></td></tr></table>	Format:	U4	Value	Name	[0, 15]			
Format:	U4								
Value	Name								
[0, 15]									
11:8	Shrinkaram - Shrink Init (Encoder-only) <table border="1"><tr><td>Format:</td><td>U4</td></tr></table> <p>This field specifies the initial points required to trip decreased control.</p> <table border="1"><tr><th>Value</th><th>Name</th></tr><tr><td>[0, 15]</td><td></td></tr></table>	Format:	U4	Value	Name	[0, 15]			
Format:	U4								
Value	Name								
[0, 15]									
	7:4	GrowParam - Grow Resistance (Encoder-only) <table border="1"><tr><td>Format:</td><td>U4</td></tr></table> <p>This field specifies the additional points added each time increased correction is invoked.</p>	Format:	U4					
Format:	U4								



MFC_MPEG2_SLICEGROUP_STATE

		Value	Name
		[0, 15]	
	3:0	GrowParam - Grow Init (Encoder-only) Format: This field specifies the initial points required to trip increased control.	U4
		Value	Name
		[0, 15]	
6	31:24	Reserved Format:	MBZ
	23:20	CorrectPoints - Correct 6 (Encoder-only) Format: This field specifies the points used in the lowermost RC region when sum_act <= sum_min.	U4
		Value	Name
		[0, 15]	
	19:16	CorrectPoints - Correct 5 (Encoder-only) Format: This field specifies the points used in the fifth RC region when sum_act > sum_min but <= lower_midpt.	U4
		Value	Name
		[0, 15]	
	15:12	CorrectPoints - Correct 4 (Encoder-only) Format: This field specifies the points used in the fourth RC region when sum_act > lower_midpt but <= sum_target.	U4
		Value	Name
		[0, 15]	
	11:8	CorrectPoints - Correct 3 (Encoder-only) Format: This field specifies the points used in the third RC region when sum_act > sum_target but <= upper_midpt.	U4
		Value	Name
		[0, 15]	
	7:4	CorrectPoints - Correct 2 (Encoder-only) Format: This field specifies the points used in the second RC region when sum_act > upper_midpt but <= sum_max.	U4
		Value	Name
		[0, 15]	



MFC_MPEG2_SLICEGROUP_STATE

		[0, 15]					
	3:0	CorrectPoints - Correct 1 (Encoder-only)					
		Format:	U4				
		This field specifies the points used in the topmost RC region when sum_act > sum_max					
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 15]</td><td></td></tr></tbody></table>	Value	Name	[0, 15]		
Value	Name						
[0, 15]							
7	31:28	CV7 - Clamp Value 7 (Encoder-only)					
		Exists If:	//Encoder Only				
	27:24	CV6 - Clamp Value 6 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	23:20	CV5 - Clamp Value 5 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	19:16	CV4 - Clamp Value 4 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	15:12	CV3 - Clamp Value 3 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	11:8	CV2 - Clamp Value 2 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	7:4	CV1 - Clamp Value 1 (Encoder-only)					
		Project:	All				
		Exists If:	//Encoder Only				
		Format:	U4				
	3:0	CV0 - Clamp Value 0 (Encoder-only)					
		If the magnitude of coefficients at locations assigned with CV0 (mapping shown below) exceeds 2CV0-1, they are replaced with 2CV0-1. For coefficients at locations marked as 'none', no clamping is performed. The following mappings are only applied to luma and chroma					



MFC_MPEG2_SLICEGROUP_STATE

blocks\subblocks containing AC coefficientnts (blocks\subblocks with only DC coeffs will not be clamped).

For 8x8 frame block, each coefficient is mapped to one of the eight CV values as following:

none	none	CV7	CV6	CV5	CV4	CV3	CV3
none	CV7	CV6	CV5	CV4	CV3	CV3	CV2
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV2
CV6	CV5	CV4	CV3	CV3	CV2	CV2	CV1
CV5	CV4	CV3	CV3	CV2	CV2	CV1	CV1
CV4	CV3	CV3	CV2	CV2	CV1	CV1	CV0
CV3	CV3	CV2	CV2	CV1	CV1	CV0	CV0
CV3	CV2	CV2	CV1	CV1	CV0	CV0	CV0

For 8x8 field block, each coefficient is mapped to one of the eight CV values as following:

none	none	CV6	CV5	CV4	CV3	CV2	CV1
none	CV7	CV6	CV5	CV4	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV3	CV2	CV1
CV7	CV6	CV5	CV4	CV3	CV2	CV2	CV1
CV6	CV5	CV4	CV4	CV3	CV2	CV1	CV0
CV6	CV5	CV4	CV3	CV2	CV2	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0
CV5	CV5	CV4	CV3	CV2	CV1	CV1	CV0



MFC_MPEG2_PAK_OBJECT

MFC_MPEG2_PAK_OBJECT		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h MFC_AVC_PAK_INSERT_OBJECT
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 3h MPEG2
		Format: OpCode
	23:21	SubOpcode A
		Default Value: 2h ENC
		Format: OpCode
	20:16	SubOpcode B
		Default Value: 9h MEDIA_
		Format: OpCode
	15:12	Reserved
		Project: All
		Format: MBZ
	11:0	DWord Length



MFC_MPEG2_PAK_OBJECT

		Default Value: Project: Format:	0007h Excludes DWord (0,1) All =n Total Length - 2
1..8	31:0	Inline Data	All the required MB level controls and parameters for encoding are captured as inline data of the MFC_MPEG2_PAK_OBJECT command. It has a fixed size of 8 DWs. Its definition is described in the next section



VEBOX_SURFACE_STATE

VEBOX_SURFACE_STATE	
Project:	HSW
Source:	VideoEnhancementCS
Length Bias:	2
Description	
The input and output data containers accessed are called "surfaces". Surface state is sent to VEBOX via an inline state command rather than using binding tables. SURFACE_STATE contains the parameters defining each surface to be accessed, including its size, format, and offsets to its subsurfaces. The surface's base address is in the execution command. Despite having multiple input and output surfaces, we limit the number of surface states to one for input surfaces and one for output surfaces. The other surfaces are derived from the input/output surface states.	
The Current Frame Input surface uses the Input SURFACE_STATE	
The Previous Denoised Input surface uses the Input SURFACE_STATE. (For 12-bit Bayer pattern inputs this will be 8-bit.)	HSW
The Current Denoised Output surface uses the Input SURFACE_STATE. (For 12-bit Bayer pattern inputs this will be 8-bit.)	HSW
The STMM/Noise History Input surface uses the Input SURFACE_STATE with Tile-Y and Width/Height a multiple of 4.	
The STMM/Noise History Output surface uses the Input SURFACE_STATE with Tile-Y and Width/Height a multiple of 4.	
The Current Deinterlaced/IECP Frame Output surface uses the Output SURFACE_STATE.	
The Previous Deinterlaced/IECP Frame Output surface uses the Output SURFACE_STATE.	
The FMD per block output / per Frame Output surface uses the Linear SURFACE_STATE (see note below).	
The linear surface for FMD statistics is linear (not tiled). The height of the per block statistics is (Input Height +3)/4 - the Input Surface height in pixels is rounded up to the next even 4 and divided by 4. The width of the per block section in bytes is equal to the width of the Input Surface in pixels rounded up to the next 16 bytes. The pitch of the per block section in bytes is equal to the width of the Input Surface in pixels rounded up to the next 64 bytes.	
The STMM surfaces must be identical to the Input surface except for the tiling mode must be Tile-Y and the pitch must be legal for Tile-Y (increased to the next larger legal pitch). If the input surface is packed (Surface Format from 0 to 3 for DN/DI) then the pitch for the STMM surface is 1/2 the pitch of the input surface (rounded up to the next larger legal Tile-Y pitch). The width and height must be a multiple of 4 rounded up from the input height.	HSW
Programming Notes	
VEBOX may write to memory between the surface width and the surface pitch for output surfaces.	



DWord	Bit	Description														
0	31:29	Command Type														
		Default Value:	3h PARALLEL_VIDEO_PIPE													
		Format:	OpCode													
	28:27	Media Command Pipeline														
		Default Value:	2h Media													
		Format:	OpCode													
	26:24	Media Command OpCode														
		Default Value:	4h VEBOX													
		Format:	OpCode													
	23:21	SubOpcode A														
		Default Value:	0h VEBOX													
		Format:	OpCode													
	20:16	SubOpcode B														
		Default Value:	0h VEBOX													
		Format:	OpCode													
	15:12	Reserved														
		Format:	MBZ													
	11:0	DWord Length														
		Format:	=n Total Length - 2													
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>4h</td><td>DWORD_COUNT_n [Default]</td><td>(Excludes DWords 0, 1)</td><td>HSW</td></tr> </tbody> </table>				Value	Name	Description	Project	4h	DWORD_COUNT_n [Default]	(Excludes DWords 0, 1)	HSW			
Value	Name	Description	Project													
4h	DWORD_COUNT_n [Default]	(Excludes DWords 0, 1)	HSW													
1	31:1	Reserved														
		Format:	MBZ													
0	0	Surface Identification														
		Specifies which set of surfaces this command refers to:														
2	31:18	Height														
		Format:	U14													
		This field specifies the height of the surface in units of pixels. For PLANAR surface formats, this field indicates the height of the Y (luma) plane.														
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr> </thead> <tbody> <tr> <td>[15, 16383]</td><td></td><td>representing heights [16,16384]</td><td></td></tr> <tr> <td>[15, 8191]</td><td></td><td></td><td>//Scalar Enabled</td></tr> </tbody> </table>				Value	Name	Description	Exists If	[15, 16383]		representing heights [16,16384]		[15, 8191]		
Value	Name	Description	Exists If													
[15, 16383]		representing heights [16,16384]														
[15, 8191]			//Scalar Enabled													



VEBOX_SURFACE_STATE

		[63, 2047]		//Scalar + SFC Enabled																																
Programming Notes																																				
Height (field value + 1) must be a multiple of 2 for PLANAR_420 surfaces.																																				
Height (field value +1) must be a multiple of 2 when the deinterlace function is enabled (field mode) or when the denoise function is enabled with Progressive DN = 0. It must be a multiple of 4 when interleaved deinterlace/denoise and PLANAR_420 are both being used. VEBOX supports a minimum height of 16.																																				
17:4 Width																																				
Format:																																				
U14																																				
This field specifies the width of the surface in units of pixels. For PLANAR surface formats, this field indicates the width of the Y (luma) plane.																																				
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Exists If</th></tr></thead><tbody><tr><td>[63,16383]</td><td></td><td>representing widths [64,16384]</td><td></td></tr><tr><td>[63,8191]</td><td></td><td></td><td>//Scalar Enabled</td></tr><tr><td>[63,2047]</td><td></td><td></td><td>//Scalar and SFC Enabled</td></tr></tbody></table>					Value	Name	Description	Exists If	[63,16383]		representing widths [64,16384]		[63,8191]			//Scalar Enabled	[63,2047]			//Scalar and SFC Enabled																
Value	Name	Description	Exists If																																	
[63,16383]		representing widths [64,16384]																																		
[63,8191]			//Scalar Enabled																																	
[63,2047]			//Scalar and SFC Enabled																																	
Programming Notes																																				
The Width specified by this field multiplied by the pixel size in bytes must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field).																																				
Width (field value + 1) must be a multiple of 2 for PLANAR_420, PLANAR_422, and all YCRCB_* surfaces, and must be a multiple of 4 for PLANAR_411 surfaces.																																				
VEBOX supports a minimum width of 64																																				
3:0 Reserved																																				
Format:																																				
MBZ																																				
3 31:28 Surface Format																																				
Project:																																				
HSW																																				
Format:																																				
U4																																				
Specifies the format of the surface. All of the Y and G channels will use table 0 and all of the Cr/Cb/R/B channels will use table 1.																																				
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0</td><td>YCRCB_NORMAL</td><td></td><td></td></tr><tr><td>1</td><td>YCRCB_SWAPUVY</td><td></td><td></td></tr><tr><td>2</td><td>YCRCB_SWAPUV</td><td></td><td></td></tr><tr><td>3</td><td>YCRCB_SWAPY</td><td></td><td></td></tr><tr><td>4</td><td>PLANAR_420_8</td><td>NV12 with Interleave Chroma set</td><td></td></tr><tr><td>5</td><td>PACKED_444A_8</td><td>IECP input/output only</td><td></td></tr><tr><td>6</td><td>PACKED_422_16</td><td>IECP input/output only</td><td></td></tr></tbody></table>					Value	Name	Description	Project	0	YCRCB_NORMAL			1	YCRCB_SWAPUVY			2	YCRCB_SWAPUV			3	YCRCB_SWAPY			4	PLANAR_420_8	NV12 with Interleave Chroma set		5	PACKED_444A_8	IECP input/output only		6	PACKED_422_16	IECP input/output only	
Value	Name	Description	Project																																	
0	YCRCB_NORMAL																																			
1	YCRCB_SWAPUVY																																			
2	YCRCB_SWAPUV																																			
3	YCRCB_SWAPY																																			
4	PLANAR_420_8	NV12 with Interleave Chroma set																																		
5	PACKED_444A_8	IECP input/output only																																		
6	PACKED_422_16	IECP input/output only																																		



VEBOX_SURFACE_STATE

		7	R10G10B10A2_UNORM	IECP output only																	
		7	R10G10B10A2_UNORM_SRGB	IECP output only																	
		8	R8G8B8A8_UNORM	IECP input/output only	HSW																
		8	R8G8B8A8_UNORM_SRGB	IECP input/output only																	
		9	PACKED_444_16	IECP input/output only																	
		10	PLANAR_422_16	IECP input/output only																	
		11	Y8_UNORM																		
		12	PLANAR_420_16	IECP input/output only																	
		13	R16G16B16A16	IECP input/output only	HSW																
		14	Reserved		HSW																
		15	Reserved		HSW																
	27	Interleave Chroma																			
	27	Project:		HSW																	
	27	Format:		Enable																	
	27	This field indicates that the chroma fields are interleaved in a single plane rather than stored as two separate planes. This field is only used for PLANAR surface formats.																			
	26:25	Reserved																			
	26:25	Project:		HSW																	
	24	Reserved																			
	24	Project:		HSW																	
	23:21	Reserved																			
	23:21	Project:		All																	
	23:21	Format:		MBZ																	
	20	Reserved																			
	20	Project:		HSW																	
	20	Format:		MBZ																	
	19:3	Surface Pitch																			
	19:3	Format:		U17 pitch in (Bytes - 1)																	
	19:3	This field specifies the surface pitch in (#Bytes - 1):																			
	19:3	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th colspan="2" style="text-align: center; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[63, 131071]</td> <td style="padding: 2px;">For other linear surfaces</td> <td colspan="2" style="padding: 2px;">[64B, 128KB]</td> </tr> <tr> <td style="padding: 2px;">[511, 131071]</td> <td style="padding: 2px;">For X-tiled surface</td> <td colspan="2" style="padding: 2px;">[512B, 128KB] = [1 tile, 256 tiles]</td> </tr> <tr> <td style="padding: 2px;">[127, 131071]</td> <td style="padding: 2px;">For Y-tiled surfaces</td> <td colspan="2" style="padding: 2px;">[128B, 128KB] = [1 tile, 1024 tiles]</td> </tr> </tbody> </table>				Value	Name	Description		[63, 131071]	For other linear surfaces	[64B, 128KB]		[511, 131071]	For X-tiled surface	[512B, 128KB] = [1 tile, 256 tiles]		[127, 131071]	For Y-tiled surfaces	[128B, 128KB] = [1 tile, 1024 tiles]	
Value	Name	Description																			
[63, 131071]	For other linear surfaces	[64B, 128KB]																			
[511, 131071]	For X-tiled surface	[512B, 128KB] = [1 tile, 256 tiles]																			
[127, 131071]	For Y-tiled surfaces	[128B, 128KB] = [1 tile, 1024 tiles]																			
	19:3	Programming Notes																			



VEBOX_SURFACE_STATE

		For tiled surfaces, the pitch must be a multiple of the tile width. For linear surfaces, the pitch must be a multiple of 64. If Half Pitch for Chroma is set, this field must be a multiple of two tile widths for tiled surfaces, or a multiple of 2 bytes for linear surfaces.											
	2	Half Pitch for Chroma <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field indicates that the chroma plane(s) will use a pitch equal to half the value specified in the Surface Pitch field. This field is only used for PLANAR surface formats.</p>	Format:	Enable									
Format:	Enable												
	1	Tiled Surface <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>This field specifies whether the surface is tiled.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>1</td><td>True</td><td>Tiled</td></tr><tr><td>0</td><td>False</td><td>Linear</td></tr></tbody></table> <p>Programming Notes Linear surfaces can be mapped to Main Memory (uncached) or System Memory (cacheable, snooped). Tiled surfaces can only be mapped to Main Memory. The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.</p>	Format:	Boolean	Value	Name	Description	1	True	Tiled	0	False	Linear
Format:	Boolean												
Value	Name	Description											
1	True	Tiled											
0	False	Linear											
	0	Tile Walk <table border="1"><tr><td>Format:</td><td>3D_TileWalk</td></tr></table> <p>This field specifies the type of memory tiling (XMajor or YMajor) employed to tile this surface. See <i>Memory Interface Functions</i> for details on memory tiling and restrictions. This field is ignored when the surface is linear.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>TILEWALK_XMAJOR</td></tr><tr><td>1</td><td>TILEWALK_YMAJOR</td></tr></tbody></table> <p>Programming Notes The corresponding cache(s) must be invalidated before a previously accessed surface is accessed again with an altered state of this bit.</p>	Format:	3D_TileWalk	Value	Name	0	TILEWALK_XMAJOR	1	TILEWALK_YMAJOR			
Format:	3D_TileWalk												
Value	Name												
0	TILEWALK_XMAJOR												
1	TILEWALK_YMAJOR												
4	31:29	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ									
Format:	MBZ												
	28:16	X Offset for U <table border="1"><tr><td>Format:</td><td>U13 Pixel Offset</td></tr></table> <p>This field must be zero for the VEBOX surface formats</p>	Format:	U13 Pixel Offset									
Format:	U13 Pixel Offset												



VEBOX_SURFACE_STATE

	15	Reserved Format: _____ MBZ
	14:0	Y Offset for U Format: _____ U15 Row Offset <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the U(Cb) plane or the interleaved UV plane if Interleave Chroma is enabled. This field is only used for PLANAR surface formats.</p> <p style="text-align: center;">Programming Notes</p> <p>This field must indicate an even number (bit 0 = 0). This field must be evenly divisible by 4 for Tile-Y surfaces (so the offset points to the start of a cache line). For Planar formats, if the surface is in YS or YF tile modes, the Y Offset for U should be an integral multiple of the Tile height of the Luma plane</p>
5	31:29	Reserved Format: _____ MBZ
	28:16	X Offset for V Format: _____ U13 Pixel Offset <p>This field must be zero for the VEBOX surface formats.</p>
	15	Reserved Format: _____ MBZ
	14:0	Y Offset for V Format: _____ U15 Row Offset <p>This field specifies the vertical offset in rows from the Surface Base Address to the start (origin) of the V(Cr) plane. This field is only used for PLANAR surface formats with Interleave Chroma disabled.</p> <p style="text-align: center;">Programming Notes</p> <p>This field must indicate an even number (bit 0 = 0). This field must be evenly divisible by 4 for Tile-Y surfaces (so the offset points to the start of a cache line). For Planar formats, if the surface is in YS or YF tile modes, the Y Offset for V should be an integral multiple of the Tile height of the Luma plane</p>
6..7 Project: DevHSW	31:0	Reserved Project: _____ HSW Format: _____ MBZ



VEBOX_STATE

VEBOX_STATE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h PARALLEL_VIDEO_PIPE
		Format:	OpCode
	28:27	Pipeline	
		Default Value:	2h Media
		Format:	OpCode
	26:24	Command OpCode	
		Default Value:	4h VEBOX
		Format:	OpCode
	23:21	SubOpcode A	
		Default Value:	0h VEBOX
		Format:	OpCode
	20:16	SubOpcode B	
		Default Value:	2h VEBOX
		Format:	OpCode
	15:12	Reserved	
		Format:	MBZ



VEBOX_STATE

	11:0	DWord Length								
		<table border="1"> <tr> <td>Format:</td><td>=n Total Length - 2</td></tr> </table>	Format:	=n Total Length - 2						
Format:	=n Total Length - 2									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th></tr> </thead> <tbody> <tr> <td>4</td><td>DWORD_COUNT_n [Default]</td><td>(Excludes DWords 0, 1)</td></tr> </tbody> </table>	Value	Name	Description	4	DWORD_COUNT_n [Default]	(Excludes DWords 0, 1)		
Value	Name	Description								
4	DWORD_COUNT_n [Default]	(Excludes DWords 0, 1)								
1	31:26	State Surface Control Bits								
		<table border="1"> <tr> <td>Format:</td><td>VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS</td></tr> </table> <p>See definition under "VEB_DI_IECP Command [DevHSW]"</p>	Format:	VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS						
Format:	VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS									
	25:11	Reserved								
		<table border="1"> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Format:	MBZ						
Format:	MBZ									
	10	Pipe Synchronize Disable								
		When set will not force multiple VEBOX pipes to synchronize at the bottom of each column. Used for performance tuning.								
	9:8	DI Output Frames								
		Indicates which frames to output in DI mode. Field ignored if DI Enable = 0.								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>00b</td><td>Output Both Frames</td></tr> <tr> <td>01b</td><td>Output Previous Frame Only</td></tr> <tr> <td>10b</td><td>Output Current Frame Only</td></tr> </tbody> </table>	Value	Name	00b	Output Both Frames	01b	Output Previous Frame Only	10b	Output Current Frame Only
Value	Name									
00b	Output Both Frames									
01b	Output Previous Frame Only									
10b	Output Current Frame Only									
	7	444 -> 422 Downsample Method								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1</td><td>Average horizontally aligned chromas</td></tr> <tr> <td>0</td><td>Drop right chroma of the pair</td></tr> </tbody> </table>	Value	Name	1	Average horizontally aligned chromas	0	Drop right chroma of the pair		
Value	Name									
1	Average horizontally aligned chromas									
0	Drop right chroma of the pair									
	6	422 -> 420 Downsample Method								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>1</td><td>Average vertically aligned chromas</td></tr> <tr> <td>0</td><td>Drop lower chroma of the pair</td></tr> </tbody> </table>	Value	Name	1	Average vertically aligned chromas	0	Drop lower chroma of the pair		
Value	Name									
1	Average vertically aligned chromas									
0	Drop lower chroma of the pair									
	5	DN/DI First Frame								
		<table border="1"> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>Indicates that this is the first frame of the stream, so previous clean is not available.</p>	Format:	Enable						
Format:	Enable									
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>0</td><td>Not first field; previous clean surface state is valid</td></tr> <tr> <td>1</td><td>First field; previous clean surface state is invalid</td></tr> </tbody> </table>	Value	Name	0	Not first field; previous clean surface state is valid	1	First field; previous clean surface state is invalid		
Value	Name									
0	Not first field; previous clean surface state is valid									
1	First field; previous clean surface state is invalid									
		Programming Notes								
		If both DN and DI are disabled, this bit must be 0.								



VEBOX_STATE

4	DI Enable Format: <input type="text"/> Enable Deinterlacer is bypassed if this is disabled: the output is the same as the input (same as a 2:2 cadence). FMD and STMM are not calculated and the values in the response message are 0. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Do not calculate DI</td></tr><tr><td>1</td><td>Calculate DI</td></tr></tbody></table>	Value	Name	0	Do not calculate DI	1	Calculate DI	
Value	Name							
0	Do not calculate DI							
1	Calculate DI							
3	DN Enable Format: <input type="text"/> Enable Denoise is bypassed if this is low - BNE is still calculated and output, but the denoised fields are not. VDI does not read in the denoised previous frame but uses the pointer for the original previous frame. <table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0</td><td>Do not denoise frame</td></tr><tr><td>1</td><td>Denoise frame</td></tr></tbody></table> Programming Notes If DN and/or Hotpixel are the only functions enabled then the only output is the Denoised Output which is the same surface format as the input. To get a format conversion with DN only, enable the Global IECP bit, but disable all the individual functions. The IECP output uses the output surface format.	Value	Name	0	Do not denoise frame	1	Denoise frame	
Value	Name							
0	Do not denoise frame							
1	Denoise frame							
2	Global IECP Enable Indicates if any of the IECP features is enabled. If this is disabled then no state will be read from any of the state pointers. If set then the IECP state will be read.							
1	ColorGamutCompressionEnable Indicates if the Gamut Compression feature is enabled. If set then the Gamut State will be read. VEB_VERTEXTABLE_STATE is only needed if this bit is set.							
0	ColorGamutExpansionEnable Indicates if the Gamut Expansion feature is enabled. If set then the Gamut State will be read.							
2	DN/DI State Pointer Format: <input type="text"/> GraphicsAddress[31:12] Starting address of the DN/DI State buffer. This points to a buffer containing the 8 Dwords of the DN/DI state.							
	Reserved Format: <input type="text"/> MBZ							
3	IECP State Pointer Format: <input type="text"/> GraphicsAddress[31:12]							

VEBOX_STATE

		Starting address of the IECP State buffer. This points to a buffer containing the 64 Dwords of IECP state.
	11:0	Reserved
		Format: MBZ
4	31:12	Gamut State Pointer
		Format: GraphicsAddress[31:12]
		Starting address of the Gamut State buffer. This points to a buffer containing the 38 Dwords of Gamut Compression / Gamut Expansion state.
	11:0	Reserved
		Format: MBZ
5	31:12	Vertex Table State Pointer
		Format: GraphicsAddress[31:12]
		Starting address of the Vertex Table. This points to a buffer containing the 512 Dwords of the Gamut Compression Vertex Table.
	11:0	Reserved
		Format: MBZ



VEB_DI_IECP

VEB_DI_IECP		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
		Format: OpCode
	28:27	Pipeline
		Default Value: 2h Media
		Format: OpCode
	26:24	Opcode
		Default Value: 4h VEBOX
		Format: OpCode
	23:21	SubOpA
		Default Value: 0h VEB_DI_IECP
		Format: OpCode
	20:16	SubOpB
		Default Value: 3h VEB_DI_IECP
		Format: OpCode
	15:12	Reserved
		Format: MBZ
	11:0	DWord Length
		Default Value: 8h
		Format: =n Total Length - 2
Excludes DWords 0, 1		
1	31:30	Reserved



VEB_DI_IECP

		Format:	MBZ
29:16	Starting X Offset from the beginning of the frame to start processing. Must be a multiple of 64 to guarantee that it starts on a column boundary.		
15:14	Reserved	Format:	MBZ
13:0	Ending X Offset from the beginning of the frame to stop processing. Must be a multiple of 64 or equal to the Surface Width to guarantee that it ends on a column boundary. Programming Notes Restriction: Ending_X - Starting_X must be >= 64.		
2	Current Frame Input Address Format: GraphicsAddress[31:12] Specifies the 4K byte aligned frame buffer address for reading current frame as input to either the DN/DI or IECP stage.		
	Reserved	Format:	MBZ
	Current Frame Surface Control Bits Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS Please refer to the Surface Control Bits Table below.		
3	Previous Frame Input Address Format: GraphicsAddress[31:12] Specifies the 4K byte aligned frame buffer address for reading the denoised previous frame as input to the DN/DI stage. This field is ignored if both DN Enable and DI Enable are set to 0 (disable).		
	Reserved	Format:	MBZ
	Previous Frame Surface Control Bits Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS Please refer to the Surface Control Bits Table below		
4	STMM Input Address Format: GraphicsAddress[31:12] Specifies the 4K byte aligned frame buffer address for reading the STMM / denoise history. This field is ignored if DN Enable and DI Enable are both set to 0 (disable).		



VEB_DI_IECP

	11:6	Reserved	Format:	MBZ
	5:0	STMM Input Surface Control Bits	Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS	
		Please refer to the Surface Control Bits Table below.		
5	31:12	STMM Output Address	Format: GraphicsAddress[31:12]	Specifies the 4K byte aligned frame buffer address for writing the STMM / denoise history. This field is ignored if DN Enable and DI Enable are both set to 0 (disable).
	11:6	Reserved	Format:	MBZ
	5:0	STMM Output Surface Control Bits	Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS	Please refer to the Surface Control Bits Table below.
6	31:12	Denoised Current Frame Output Address	Format: GraphicsAddress[31:12]	Specifies the 4K byte aligned frame buffer address for writing the current frame after the DN stage. This field is ignored if DN Enable is set to 0 (disable).
	11:6	Reserved	Format:	MBZ
	5:0	Denoised Current Output Surface Control Bits	Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS	Please refer to the Surface Control Bits Table below.
7	31:12	Current Frame Output Address	Format: GraphicsAddress[31:12]	Specifies the 4K byte aligned frame buffer address for writing the current frame output. The output is from DN/DI if IECP is disabled, or from IECP if enabled.
	11:6	Reserved	Format:	MBZ
	5:0	Current Frame Output Surface Control Bits	Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS	Please refer to the Surface Control Bits Table below.



VEB_DI_IECP

VEB_DI_IECP		
8	31:12	Previous Frame Output Address Format: GraphicsAddress[31:12] Specifies the 4K byte aligned frame buffer address for writing the previous frame output. This field is ignored if DI Enable is set to 0 (disable).
	11:6	Reserved Format: MBZ
	5:0	Previous Frame Output Surface Control Bits Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS
9	31:12	Statistics Output Address Format: GraphicsAddress[31:12] Specifies the 4K byte aligned frame buffer address for writing block level FMD and DN statistics as well as the frame level ACE histogram and FMD frame level statistics.
	11:6	Reserved Format: MBZ
	5:0	Statistics Output Surface Control Bits Format: VEB_DI_IECP_COMMAND_SURFACE_CONTROL_BITS



MFX_JPEG_PIC_STATE

MFX_JPEG_PIC_STATE				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h PARALLEL_VIDEO_PIPE	
		Format:	OpCode	
	28:27	Pipeline		
		Default Value:	2h MFX_MULTI_DW	
		Format:	OpCode	
	26:24	Media Command Opcode		
		Default Value:	7h JPEG	
		Format:	OpCode	
	23:21	SubOpcode A		
		Default Value:	0h Common	
		Format:	OpCode	
	20:16	SubOpcode B		
		Default Value:	0h MEDIA_	
		Format:	OpCode	
	15:12	Reserved		
		Format:	MBZ	
	11:0	DWord Length		
		Project:	All	
		Format:	=n Total Length - 2	
		Value	Name	Description
		0001h	[Default]	Excludes DWord (0,1)
1	31:21	Reserved		
		Exists If:	//Decoder Only	
		Format:	MBZ	
	20	Vertical Up-Sampling Enable		
		Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	



MFX_JPEG_PIC_STATE

		Exists If: //Decoder Only Only applied to chroma blocks. This flag is used for 2:1 vertical up-sampling for chroma 420 and outputting chroma422 YUY2 or UYVY format. To enable this flag, the input should be interleaved Scan, InputFormatYUV should be set to YUV420, and OutputFormatYUV should be set to YUY2 or UYVY.													
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td></td><td>no up-sampling</td></tr><tr><td>1b</td><td></td><td>2:1 vertical up-sampling</td></tr></tbody></table>	Value	Name	Description	0b		no up-sampling	1b		2:1 vertical up-sampling				
Value	Name	Description													
0b		no up-sampling													
1b		2:1 vertical up-sampling													
20:19	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B	Exists If:	//Decoder Only	Format:	MBZ							
Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B														
Exists If:	//Decoder Only														
Format:	MBZ														
19	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Exists If:	//Decoder Only									
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)														
Exists If:	//Decoder Only														
18	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Exists If:	//Decoder Only	Format:	MBZ							
Project:	HSW														
Exists If:	//Decoder Only														
Format:	MBZ														
17	Vertical Down-Sampling Enable	<table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr></table> Only applied to chroma blocks. This flag is used for 2:1 vertical down-sampling for chroma 422 and outputting chroma420 NV21 format. To enable this flag, the input should be interleaved Scan, InputFormatYUV should be set to YUV422H_2Y or YUV422H_4Y, and OutputFormatYUV should be set to NV12. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td></td><td>no down-sampling</td></tr><tr><td>1b</td><td></td><td>2:1 vertical down-sampling</td></tr></tbody></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Exists If:	//Decoder Only	Value	Name	Description	0b		no down-sampling	1b		2:1 vertical down-sampling
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)														
Exists If:	//Decoder Only														
Value	Name	Description													
0b		no down-sampling													
1b		2:1 vertical down-sampling													
17:16	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B	Exists If:	//Decoder Only	Format:	MBZ							
Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B														
Exists If:	//Decoder Only														
Format:	MBZ														
16	Average Down Sampling	<table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr></table> This flag is used to select a down-sampling method when VertDownSamplingEnb or	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Exists If:	//Decoder Only									
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)														
Exists If:	//Decoder Only														



MFX_JPEG_PIC_STATE

		<p>HorizDownSamplingEnb is set to 1.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0b</td><td></td><td>Drop every other line (or column) pixels</td></tr><tr><td>1b</td><td></td><td>Average neighboring two pixels</td></tr></tbody></table>	Value	Name	Description	0b		Drop every other line (or column) pixels	1b		Average neighboring two pixels										
Value	Name	Description																			
0b		Drop every other line (or column) pixels																			
1b		Average neighboring two pixels																			
15:12	Reserved	<table border="1"><tr><td>Exists If:</td><td>//Decoder Only</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Exists If:	//Decoder Only	Format:	MBZ															
Exists If:	//Decoder Only																				
Format:	MBZ																				
11:8	Output Format YUV	<table border="1"><tr><td>Project:</td><td>DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr></table> <p>This field specifies the surface format to write the decoded JPEG image. Note that any non-interleaved JPEG input should be set to "0000". For the interleaved input Scan data, it can be set either "0000" or the corresponding format.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0000b</td><td></td><td>3 separate plane for Y, U, and V respectively</td></tr><tr><td>0001b</td><td></td><td>NV12 for chroma 4:2:0</td></tr><tr><td>0010b</td><td></td><td>UYVY for chroma 4:2:2</td></tr><tr><td>0011b</td><td></td><td>YUY2 for chroma 4:2:2</td></tr></tbody></table>	Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)	Exists If:	//Decoder Only	Value	Name	Description	0000b		3 separate plane for Y, U, and V respectively	0001b		NV12 for chroma 4:2:0	0010b		UYVY for chroma 4:2:2	0011b		YUY2 for chroma 4:2:2
Project:	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																				
Exists If:	//Decoder Only																				
Value	Name	Description																			
0000b		3 separate plane for Y, U, and V respectively																			
0001b		NV12 for chroma 4:2:0																			
0010b		UYVY for chroma 4:2:2																			
0011b		YUY2 for chroma 4:2:2																			
		<h3>Programming Notes</h3> <p>The MFX_SURFACE_STATE command should be set accordingly for each OutputFormatYUV.</p> <p>For NV12, Surface Format = 4 (PLANAR_420_8)</p> <p>For YUY2, Surface Format = 0 (YCRCB_NORMAL)</p> <p>For UYVY, Surface Format = 3 (YCRCB_SWAPY)</p> <p>NV12 (0001b) can be set only when Y, U, V are interleaved in a single Scan data with the following cases</p> <ul style="list-style-type: none">• InputFormatYUV is YUV420 and VertDownSamplingEnb is disabled• InputFormatYUV is YUV422H_2Y or YUV422H_4Y, and VertDownSamplingEnb is enabled <p>UYVY (0010b) and YUY2 (0011b) can be set only when Y, U, V are interleaved in a single Scan data with the following cases</p> <ul style="list-style-type: none">• InputFormatYUV is YUV420 and VertUpSamplingEnb is enabled• InputFormatYUV is YUV422H_2Y or YUV422H_4Y and VertUpSamplingEnb is disabled																			
11:8	Reserved	<table border="1"><tr><td>Project:</td><td>DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B</td></tr><tr><td>Exists If:</td><td>//Decoder Only</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B	Exists If:	//Decoder Only	Format:	MBZ													
Project:	DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B																				
Exists If:	//Decoder Only																				
Format:	MBZ																				



MFX_JPEG_PIC_STATE

	7:6	Reserved																												
		Exists If:	//Decoder Only																											
		Format:	MBZ																											
	5:4	Rotation																												
		Exists If:	//Decoder Only																											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: left; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">00b</td><td style="padding: 2px;"></td><td style="padding: 2px;">no rotation</td></tr> <tr> <td style="padding: 2px;">01b</td><td style="padding: 2px;"></td><td style="padding: 2px;">rotate clockwise 90 degree</td></tr> <tr> <td style="padding: 2px;">10b</td><td style="padding: 2px;"></td><td style="padding: 2px;">rotate counter-clockwise 90 degree (same as rotating 270 degree clockwise)</td></tr> <tr> <td style="padding: 2px;">11b</td><td style="padding: 2px;"></td><td style="padding: 2px;">rotate 180 degree (NOT the same as flipped on the x-axis)</td></tr> </tbody> </table>		Value	Name	Description	00b		no rotation	01b		rotate clockwise 90 degree	10b		rotate counter-clockwise 90 degree (same as rotating 270 degree clockwise)	11b		rotate 180 degree (NOT the same as flipped on the x-axis)												
Value	Name	Description																												
00b		no rotation																												
01b		rotate clockwise 90 degree																												
10b		rotate counter-clockwise 90 degree (same as rotating 270 degree clockwise)																												
11b		rotate 180 degree (NOT the same as flipped on the x-axis)																												
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Programming Notes</th> <th style="text-align: center; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">Rotation can be set to 01b, 10b, or 11b when OutputFormatYUV is set to 0000b. For other OutputFormatYUV, Rotation is not allowed.</td><td style="padding: 2px;">DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)</td></tr> </tbody> </table>		Programming Notes	Project	Rotation can be set to 01b, 10b, or 11b when OutputFormatYUV is set to 0000b. For other OutputFormatYUV, Rotation is not allowed.	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																							
Programming Notes	Project																													
Rotation can be set to 01b, 10b, or 11b when OutputFormatYUV is set to 0000b. For other OutputFormatYUV, Rotation is not allowed.	DevHSW+, EXCLUDE(DevHSW:GT3:A, DevHSW:GT3:B, DevHSW:GT2:B)																													
	3	Reserved																												
		Exists If:	//Decoder Only																											
		Format:	MBZ																											
	2:0	Input Format YUV																												
		Exists If:	//Decoder Only																											
		Format:	U3																											
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: left; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0</td><td style="padding: 2px; text-align: center;">[Default]</td><td style="padding: 2px;">YUV400 (grayscale image)</td></tr> <tr> <td style="padding: 2px;">1</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV420</td></tr> <tr> <td style="padding: 2px;">2</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV422H_2Y (Horizontally chroma 2:1 subsampled) - horizontal 2 Y-block, 1U and 1V</td></tr> <tr> <td style="padding: 2px;">3</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV444</td></tr> <tr> <td style="padding: 2px;">4</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV411</td></tr> <tr> <td style="padding: 2px;">5</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV422V_2Y (Vertically chroma 2:1 subsampled) - vertical 2 Y-blocks, 1U and 1V</td></tr> <tr> <td style="padding: 2px;">6</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV422H_4Y - 2x2 Y-blocks, vertical 2U and 2V</td></tr> <tr> <td style="padding: 2px;">7</td><td style="padding: 2px;"></td><td style="padding: 2px;">YUV422V_4Y - 2x2 Y-blocks, horizontal 2U and 2V</td></tr> </tbody> </table>		Value	Name	Description	0	[Default]	YUV400 (grayscale image)	1		YUV420	2		YUV422H_2Y (Horizontally chroma 2:1 subsampled) - horizontal 2 Y-block, 1U and 1V	3		YUV444	4		YUV411	5		YUV422V_2Y (Vertically chroma 2:1 subsampled) - vertical 2 Y-blocks, 1U and 1V	6		YUV422H_4Y - 2x2 Y-blocks, vertical 2U and 2V	7		YUV422V_4Y - 2x2 Y-blocks, horizontal 2U and 2V
Value	Name	Description																												
0	[Default]	YUV400 (grayscale image)																												
1		YUV420																												
2		YUV422H_2Y (Horizontally chroma 2:1 subsampled) - horizontal 2 Y-block, 1U and 1V																												
3		YUV444																												
4		YUV411																												
5		YUV422V_2Y (Vertically chroma 2:1 subsampled) - vertical 2 Y-blocks, 1U and 1V																												
6		YUV422H_4Y - 2x2 Y-blocks, vertical 2U and 2V																												
7		YUV422V_4Y - 2x2 Y-blocks, horizontal 2U and 2V																												
	2	31:30	Reserved																											
		Exists If:	//Decoder Only																											



MFX_JPEG_PIC_STATE

		Format:	MBZ
29	Reserved		
	Project:	HSW	
	Exists If:	//Decoder Only	
	Format:	MBZ	
28:16	Frame Height In Blocks Minus 1		
	Exists If:	//Decoder Only	
	Format:	U13-1	
		Description	Project
		(The number of blocks in height) - 1. This value is calculated using the number of lines Y and vertical sampling factor of the first component V ₁ in Frame header. See the note following this table. For interleaved components, (((Y + (V ₁ *8 -1)) / (V ₁ *8)) * V ₁) - 1, where "/" is integer division. For non-interleaved components, ((Y + 7) / 8) - 1.	
		Note: For interleaved components, when Input Format YUV is set to YUV422H_2Y , OutputFormatYUV is set to NV12 , If (((((Y + (V ₁ *8 -1)) / (V ₁ *8)) * V ₁) - 1)% 2) == 0, then Frame Height In Blocks Minus 1 = (((Y + (V ₁ *8 -1)) / (V ₁ *8)) * V ₁ else then Frame Height In Blocks Minus 1 = (((Y + (V ₁ *8 -1)) / (V ₁ *8)) * V ₁) - 1	DevHSW:GT2:C0, DevHSW:GT3:C0
15:13	Reserved		
	Exists If:	//Decoder Only	
	Format:	MBZ	
12:0	Frame Width In Blocks Minus 1		
	Exists If:	//Decoder Only	
	Format:	U13-1	
		(The number of blocks in width) - 1. This value is calculated using the number of samples per line X and horizontal sampling factor of the first component H ₁ in Frame header. See the note following this table. For interleaved components, (((X + (H ₁ *8 -1)) / (H ₁ *8)) * H ₁) - 1. For non-interleaved components, ((X + 7) / 8) - 1.	



MFX_JPEG_HUFF_TABLE_STATE

MFX_JPEG_HUFF_TABLE_STATE		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h PARALLEL_VIDEO_PIPE Format: OpCode
	28:27	Pipeline Default Value: 2h MFX_MULTI_DW Format: OpCode
	26:24	Media Command Opcode Default Value: 7h JPEG_COMMON Format: OpCode
	23:21	SubOpcode A Default Value: 0h Format: OpCode
	20:16	SubOpcode B Default Value: 2h Format: OpCode
	15:12	Reserved Project: All Format: MBZ
	11:0	DWord Length Default Value: 033Dh Excludes DWord (0,1) Project: All Format: =n Total Length - 2
1	31:1	Reserved Format: MBZ



MFX_JPEG_HUFF_TABLE_STATE

	0	HuffTableID (1-bit) Identifies the huffman table. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0</td><td>Y</td><td>Huffman table for Y</td></tr></tbody></table>	Value	Name	Description	0	Y	Huffman table for Y
Value	Name	Description						
0	Y	Huffman table for Y						
2..4	31:0	DC_BITS (12 8-bit array) The number of DC Huffman codes of length i, where i is 1~12						
5..7	31:0	DC_HUFFVAL (12 8-bit array) The value associated with each DC Huffman code of length i.						
8..11	31:0	AC_BITS (16 8-bit array) the list of Li, number of Huffman codes of length i, where i is 1~16						
12..51	31:0	AC_HUFFVAL (160 8-bit array) the list of Vi,j, the value associated with each Huffman code of length i						
52	31:16	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
15:0	AC_HUFFVAL(2-8 bit array) In AC table, BITS can have up to 16-bit codeword. Li can be 0 ~ 162. HUFFVAL will have a list of likely random distributed values							



MFD_JPEG_BSD_OBJECT

MFD_JPEG_BSD_OBJECT		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h PARALLEL_VIDEO_PIPE
	28:27	Format: OpCode
		Pipeline
	28:27	Default Value: 2h MFD_JPEG_BSD_OBJECT
		Format: OpCode
	26:24	Media Command Opcode
		Default Value: 7h JPEG_DEC
	23:21	Format: OpCode
		SubOpcode A
	23:21	Default Value: 1h
		Format: OpCode
	20:16	SubOpcode B
		Default Value: 8h
		Format: OpCode
	15:12	Reserved
		Project: All
		Format: MBZ
	11:0	DWord Length
		Default Value: 004h Excludes DWord (0,1)
		Project: All
		Format: =n Total Length - 2
1	31:0	Indirect Data Length
		Project: All
. It is the length in bytes of the bitstream data for the current Scan. It includes the first byte of the first MCU and the last non-zero byte of the last MCU in the Scan. Specifically, the zero-padding bytes (if present) are excluded. Hardware ignores the contents after the last non-zero byte.		



MFD_JPEG_BSD_OBJECT

		MFD_JPEG_BSD_OBJECT	
2	31:29	Reserved	
		Project:	All
	Format:	MBZ	
28:0	Indirect Data Start Address		
	Project:	All	
	This field specifies the Graphics Memory starting address of the data to be fetched into BSD Unit for processing. This pointer is relative to the BSD Indirect Object Base Address. Hardware ignores this field if indirect data is not present. It is a byte-aligned address for the JPEG bitstream data		
3	31:29	Reserved	
		Project:	All
	Format:	MBZ	
28:16	Scan Horizontal Position		
	Project:	All	
	Format:	U13 bits in blocks	
	This field indicates the horizontal position (in block units) of the first MCU in the Scan.		
15:13	Reserved		
	Project:	All	
	Format:	MBZ	
12:0	Scan Vertical Position		
	Project:	All	
	Format:	U13 bits in blocks	
	This field indicates the vertical position (in block units) of the first MCU in the Scan.		
4	31	Reserved	
		Format:	MBZ
30	Interleaved		
	Value	Name	Description
	0	Non-Interleaved	one component in the Scan
	1	Interleaved	multiple components in the Scan
29:27	Scan Components		
	Bit0: Y		
	Bit1: U		
	Bit2: V		
	For example, if non-interleaved Y, then it will be set to 001b. If interleaved Y, U, and V, it will be set to 111b.		
26	Reserved		



MFD_JPEG_BSD_OBJECT

		Format:	MBZ
	25:0	MCU Count	
		Project:	All
		Format:	U26
This field indicates the number of MCUs in the Scan.			
5	31:16	Reserved	
		Project:	All
		Format:	MBZ
	15:0	RestartInterval(16 bit)	
		Project:	All
		Format:	U16
Specifies the number of MCU in restart interval. Valid values are 1->0xFFFFValue of 0 implies that all the SCAN have only one ECS.			



3DSTATE_CLEAR_PARAMS

3DSTATE_CLEAR_PARAMS			
Programming Notes			Project
Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set), followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set), followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH).			HSW
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
1		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	04h 3DSTATE_CLEAR_PARAMS
		Format:	OpCode
	15:8	Reserved	
		Format:	MBZ
1	7:0	Dword Length	
		Default Value:	1h Excludes Dword (0,1)
		Format:	=n Total Length - 2
	31:0	Depth Clear Value	
		Project:	HSW



3DSTATE_CLEAR_PARAMS

		<p>Format: for Surface Format of depth buffer:D32_FLOAT_S8X24_UINT: IEEE_FloatD32_FLOAT: IEEE_FloatD24_UNORM_S8_UINT: U24 UNORM in bits [23:0]D24_UNORM_X8_UINT: U24 UNORM in bits [23:0]D16_UNORM: U16 UNORM in bits [15:0]</p> <p>This field defines the clear value that will be applied to the depth buffer if the Depth Buffer Clear field is enabled. It is valid only if Depth Buffer Clear Value Valid is set.</p>		
2	31:1	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ
Format:	MBZ			
0	<p>Depth Clear Value Valid</p> <table border="1"><tr><td>Format:</td><td>Boolean</td></tr></table> <p>This field enables the Depth Clear Value. If clear, the depth clear value is obtained from interpolated depth of an arbitrary pixel of the primitive rendered with Depth Buffer Clear set in WM_STATE or 3DSTATE_WM. If set, the depth clear value is obtained from the Depth Clear Value field of this command.</p>	Format:	Boolean	
Format:	Boolean			



3DSTATE_DEPTH_BUFFER

3DSTATE_DEPTH_BUFFER		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
The depth buffer surface state is delivered as a pipelined state packet. However, the state change pipelining isn't completely transparent (see restriction below).		
Programming Notes		Project
Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set), followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set), followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH).		
The depth buffer is always Tile-Y		HSW
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	Command SubType
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	3D Command Opcode
		Default Value: 0h 3DSTATE_PIPELINED
		Format: OpCode
23:16	3D Command Sub Opcode	
		Default Value: 05h 3DSTATE_DEPTH_BUFFER
		Format: OpCode
15:8	Reserved	
		Format: MBZ
7:0	Dword Length	
		Default Value: 5h Excludes Dword (0,1)
		Format: =n Total Length - 2
1	31:29	Surface Type



3DSTATE_DEPTH_BUFFER

	This field defines the type of the surface.																					
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>SURFTYPE_1D</td><td>Defines a 1-dimensional map or array of maps</td></tr><tr><td>1h</td><td>SURFTYPE_2D</td><td>Defines a 2-dimensional map or array of maps</td></tr><tr><td>2h</td><td>SURFTYPE_3D</td><td>Defines a 3-dimensional (volumetric) map</td></tr><tr><td>3h</td><td>SURFTYPE_CUBE</td><td>Defines a cube map</td></tr><tr><td>4h-6h</td><td>Reserved</td><td></td></tr><tr><td>7h</td><td>SURFTYPE_NULL</td><td>Defines a null surface</td></tr></tbody></table>		Value	Name	Description	0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps	1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps	2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map	3h	SURFTYPE_CUBE	Defines a cube map	4h-6h	Reserved		7h	SURFTYPE_NULL	Defines a null surface
Value	Name	Description																				
0h	SURFTYPE_1D	Defines a 1-dimensional map or array of maps																				
1h	SURFTYPE_2D	Defines a 2-dimensional map or array of maps																				
2h	SURFTYPE_3D	Defines a 3-dimensional (volumetric) map																				
3h	SURFTYPE_CUBE	Defines a cube map																				
4h-6h	Reserved																					
7h	SURFTYPE_NULL	Defines a null surface																				
Programming Notes																						
The Surface Type of the depth buffer must be the same as the Surface Type of the render target(s) (defined in SURFACE_STATE), unless either the depth buffer or render targets are SURFTYPE_NULL																						
28	Depth Write Enable <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables depth writes to the depth buffer surface. Both this field and the Depth Buffer Write Enable field in DEPTH_STENCIL_STATE must be enabled in order for depth writes to occur.</p>	Format:	Enable																			
Format:	Enable																					
27	Stencil Write Enable <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables stencil writes to the depth buffer or stencil buffer surface, depending on where stencil is located. Both this field and the Stencil Buffer Write Enable field in DEPTH_STENCIL_STATE must be enabled in order for stencil writes to occur.</p>	Format:	Enable																			
Format:	Enable																					
26:23	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ																			
Format:	MBZ																					
22	Hierarchical Depth Buffer Enable <table border="1"><tr><td>Format:</td><td>Enable</td></tr></table> <p>If enabled, indicates that a hierarchical depth buffer is defined.</p> Programming Notes If this field is enabled, the Software Tiled Rendering Mode must be NORMAL. This field must be disabled if Early Depth Test Enable is disabled.	Format:	Enable																			
Format:	Enable																					
21	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ																			
Format:	MBZ																					
20:18	Surface Format Specifies the format of the depth buffer. See Stencil Test Enable field in DEPTH_STENCIL_STATE field for restrictions on the use of some of these formats. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead></table>	Value	Name	Description																		
Value	Name	Description																				



3DSTATE_DEPTH_BUFFER

		0h	Reserved	Reserved		
		1h	D32_FLOAT	D32_FLOAT		
		2h	Reserved	Reserved		
		3h	D24_UNORM_X8_UINT	D24_UNORM_X8_UINT		
		4h	Reserved	Reserved		
		5h	D16_UNORM	D16_UNORM		
		6h-7h	Reserved	Reserved		
	17:0	Surface Pitch				
	17:0	Format:	U18-1 Pitch in Bytes			
	17:0	This field specifies the pitch of the depth buffer in (#Bytes - 1).				
	17:0	Value	Name	Description		
	17:0	[127, 3FFFFh]		corresponding to [128B, 256KB] also restricted to a multiple of 128B		
		Programming Notes				
		The pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].				
2	31:0	Surface Base Address				
2	31:0	Format:	GraphicsAddress[31:0]Depth_Buffer			
2	31:0	This field specifies the starting Dword address of the buffer in mapped Graphics Memory.				
2	31:0	Programming Notes				
2	31:0	The Depth Buffer can only be mapped to Main Memory (uncached).				
2	31:0	If the buffer is linear, the surface must be 64-byte aligned.				
3	31:18	Height				
3	31:18	Format:	U14			
3	31:18	Range: SURFTYPE_1D: must be zero SURFTYPE_2D: height of surface - 1 (y/v dimension) [0,16383] SURFTYPE_3D: height of surface - 1 (y/v dimension) [0,2047] SURFTYPE_CUBE: height of surface - 1 (y/v dimension) [0, 16383]				
3	31:18	This field specifies the height of the surface. If the surface is MIP-mapped, this field contains the height of the base MIP level.				
3	31:18	Programming Notes				
3	31:18	The Height of the depth buffer must be the same as the Height of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).				
3	17:4	Width				
3	17:4	Format:	U14-1			
3	17:4	Range: SURFTYPE_1D: width of surface - 1 (x/u dimension) [0, 16383] SURFTYPE_2D: width of				



3DSTATE_DEPTH_BUFFER

		<p>surface - 1 (x/u dimension) [0, 16383] SURFTYPE_3D: width of surface - 1 (x/u dimension) [0,2047] SURFTYPE_CUBE: width of surface - 1 (x/u dimension) [0, 16383]</p> <p>This field specifies the width of the surface. If the surface is MIP-mapped, this field specifies the width of the base MIP level. The width is specified in units of pixels.</p>												
		<p>Programming Notes</p> <p>The Width specified by this field must be less than or equal to the surface pitch (specified in bytes via the Surface Pitch field). For cube maps, Width must be set equal to Height. The Width of the depth buffer must be the same as the Width of the render target(s) (defined in SURFACE_STATE), unless Surface Type is SURFTYPE_1D or SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p>												
	3:0	<p>LOD</p> <table border="1"><tr><td>Format:</td><td>U4 in LOD units</td></tr></table> <p>This field defines the MIP level that is currently being rendered into.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 14]</td><td></td></tr></tbody></table>	Format:	U4 in LOD units	Value	Name	[0, 14]							
Format:	U4 in LOD units													
Value	Name													
[0, 14]														
		<p>Programming Notes</p> <p>The LOD of the depth buffer must be the same as the LOD of the render target(s) (defined in SURFACE_STATE)</p>												
4	31:21	<p>Depth</p> <table border="1"><tr><td>Format:</td><td>U11-1</td></tr></table> <p>This field specifies the total number of levels for a volume texture or the number of array elements allowed to be accessed starting at the Minimum Array Element for arrayed surfaces. If the volume texture is MIP-mapped, this field specifies the depth of the base MIP level.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 2047]</td><td>SURFTYPE_1D number of array elements - 1</td></tr><tr><td>[0, 2047]</td><td>SURFTYPE_2D number of array elements - 1</td></tr><tr><td>[0, 2047]</td><td>SURFTYPE_3D depth of surface - 1 (r/z dimension)</td></tr><tr><td>0</td><td>SURFTYPE_CUBE (must be zero)</td></tr></tbody></table>	Format:	U11-1	Value	Name	[0, 2047]	SURFTYPE_1D number of array elements - 1	[0, 2047]	SURFTYPE_2D number of array elements - 1	[0, 2047]	SURFTYPE_3D depth of surface - 1 (r/z dimension)	0	SURFTYPE_CUBE (must be zero)
Format:	U11-1													
Value	Name													
[0, 2047]	SURFTYPE_1D number of array elements - 1													
[0, 2047]	SURFTYPE_2D number of array elements - 1													
[0, 2047]	SURFTYPE_3D depth of surface - 1 (r/z dimension)													
0	SURFTYPE_CUBE (must be zero)													
		<p>Programming Notes</p> <p>The Depth of the depth buffer must be the same as the Depth of the render target(s) (defined in SURFACE_STATE).</p>												
	20:10	<p>Minimum Array Element</p> <table border="1"><tr><td>Format:</td><td>U11</td></tr></table> <p>For 1D and 2D Surfaces:</p> <p>This field indicates the minimum array element that can be accessed as part of this surface. The delivered array index is added to this field before being used to address the surface.</p>	Format:	U11										
Format:	U11													



3DSTATE_DEPTH_BUFFER

		<p>For 3D Surfaces: This field indicates the minimum 'R' coordinate on the LOD currently being rendered to. This field is added to the delivered array index before it is used to address the surface.</p> <p>For Other Surfaces: This field is ignored.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 2047]</td><td>SURFTYPE_1D/2D</td></tr><tr><td>[0, 2047]</td><td>SURFTYPE_3D</td></tr></tbody></table>	Value	Name	[0, 2047]	SURFTYPE_1D/2D	[0, 2047]	SURFTYPE_3D
Value	Name							
[0, 2047]	SURFTYPE_1D/2D							
[0, 2047]	SURFTYPE_3D							
	9:4	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ				
Format:	MBZ							
	3:0	<p>Depth Buffer Object Control State</p> <table border="1"><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for the depth buffer.</p>	Format:	MEMORY_OBJECT_CONTROL_STATE				
Format:	MEMORY_OBJECT_CONTROL_STATE							
5	31:16	<p>Depth Coordinate Offset Y</p> <table border="1"><tr><td>Format:</td><td>S15 in Screen Space (pixels)(3 LSBs MBZ)</td></tr></table> <p>Range: [-8192,8191] Bits 31:30 should be a sign extension</p> <p>Specifies a signed pixel offset to be added to the RenderTarget Y coordinate in order to generate a DepthBuffer Y coordinate. (See Depth Coordinate in Windower).</p> <p>Programming Notes</p> <p>The 3 LSBs of both offsets must be zero to ensure correct alignmentSoftware must ensure that the resulting (sum) coordinate value is non-negative</p> <p>This field must be zero when rendering to field-mode (interlaced) Color Buffers (i.e., when Surface State's VerticalLineStride==1).</p> <p>This field can only be nonzero when rendering to surfaces of type SURFTYPE_1D and SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p> <p>The offsets need to be aligned to the hashing mode set for WM in the GT_MODE register (0x7008) bits[12:10].</p> <p>For eg if the hashing mode is set to 16x16, the Depth Coordinate Y offset needs to be aligned to the 16x16 pixel block.</p>	Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)				
Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)							
	15:0	<p>Depth Coordinate Offset X</p> <table border="1"><tr><td>Format:</td><td>S15 in Screen Space (pixels)(3 LSBs MBZ)</td></tr></table> <p>Range: [-8192,8191] Bits 15:14 should be a sign extension</p> <p>Specifies a signed pixel offset to be added to the RenderTarget X coordinate in order to generate a DepthBuffer X coordinate. (See Depth Coordinate in Windower).</p> <p>Programming Notes</p>	Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)				
Format:	S15 in Screen Space (pixels)(3 LSBs MBZ)							



3DSTATE_DEPTH_BUFFER

		<p>The 3 LSBs of both offsets must be zero to ensure correct alignment. Software must ensure that the resulting (sum) coordinate value is non-negative.</p> <p>This field must be zero when rendering to field-mode (interlaced) Color Buffers (i.e., when Surface State's VerticalLineStride==1).</p> <p>This field can only be nonzero when rendering to surfaces of type SURFTYPE_1D and SURFTYPE_2D with Depth = 0 (non-array) and LOD = 0 (non-mip mapped).</p> <p>The offsets need to be aligned to the hashing mode set for WM in the GT_MODE register (0x7008) bits[12:10].</p> <p>For eg if the hashing mode is set to 16x16, the Depth Coordinate X offset needs to be aligned to the 16x16 pixel block.</p>						
6	31:21	<p>Render Target View Extent</p> <table border="1"><tr><td>Format:</td><td>U11</td></tr><tr><td colspan="2">Range: SURFTYPE_1D/2D: same value as Depth field</td></tr><tr><td colspan="2">Range: SURFTYPE_3D: [0, 2047] to indicate extent of [1, 2048]</td></tr></table> <p>For 3D Surfaces: This field indicates the extent of the accessible 'R' coordinates minus 1 on the LOD currently being rendered to.</p> <p>For 1D and 2D Surfaces: This field must be set to the same value as the Depth field.</p> <p>For Other Surfaces: This field is ignored.</p>	Format:	U11	Range: SURFTYPE_1D/2D: same value as Depth field		Range: SURFTYPE_3D: [0, 2047] to indicate extent of [1, 2048]	
Format:	U11							
Range: SURFTYPE_1D/2D: same value as Depth field								
Range: SURFTYPE_3D: [0, 2047] to indicate extent of [1, 2048]								
20:0	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ					
Format:	MBZ							



3DSTATE_STENCIL_BUFFER

3DSTATE_STENCIL_BUFFER		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets the surface state of the separate stencil buffer, delivered as a pipelined state command. However, the state change pipelining isn't completely transparent (see restriction below).		
Programming Notes		Project
Restriction: Prior to changing Depth/Stencil Buffer state (i.e., any combination of 3DSTATE_DEPTH_BUFFER, 3DSTATE_CLEAR_PARAMS, 3DSTATE_STENCIL_BUFFER, 3DSTATE_HIER_DEPTH_BUFFER) SW must first issue a pipelined depth stall (PIPE_CONTROL with Depth Stall bit set, followed by a pipelined depth cache flush (PIPE_CONTROL with Depth Flush Bit set, followed by another pipelined depth stall (PIPE_CONTROL with Depth Stall Bit set), unless SW can otherwise guarantee that the pipeline from WM onwards is already flushed (e.g., via a preceding MI_FLUSH)).		
The stencil buffer is always Tile-Y		HSW
DWord	Bit	Description
0	31:29	Command Type
	Default Value:	3h GFXPIPE
	Format:	OpCode
	28:27	Command SubType
	Default Value:	3h GFXPIPE_3D
	Format:	OpCode
	26:24	3D Command Opcode
	Default Value:	0h 3DSTATE_PIPELINED
	Format:	OpCode
23:16	3D Command Sub Opcode	
	Default Value:	06h 3DSTATE_STENCIL_BUFFER
	Format:	OpCode
15:8	Reserved	
	Format:	MBZ
7:0	Dword Length	
	Format:	=n Total Length - 2
Value	Name	Project



3DSTATE_STENCIL_BUFFER

		1h	Excludes Dword (0,1) [Default]	HSW						
1	31	Stencil Buffer Enable								
		Project:	DevHSW+							
		Format:	U1							
		When set indicates that there is a valid stencil buffer.								
		Programming Notes								
		This bit should be "0" if Depth buffer surface format is D16_UNORM OR Depth buffer surface type is NULL.								
	30:29	Reserved								
		Format:	MBZ							
	28:25	Stencil Buffer Object Control State								
		Project:	HSW							
		Format:	MEMORY_OBJECT_CONTROL_STATE							
		Specifies the memory object control state for the stencil buffer.								
		Stencil Buffer Object Control State [3:0]								
	24:22	Reserved								
		Project:	HSW							
		Format:	MBZ							
	21:17	Reserved								
		Format:	MBZ							
	16:0	Surface Pitch								
		Format:	U17-1 Pitch in Bytes							
		This field specifies the pitch of the stencil buffer in (#Bytes - 1).								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: left; padding: 2px;">Description</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">[127, 3FFFFh]</td> <td style="padding: 2px;"></td> <td style="padding: 2px;">corresponding to [128B, 128KB]also restricted to a multiple of 128B</td> </tr> </tbody> </table>			Value	Name	Description	[127, 3FFFFh]		corresponding to [128B, 128KB]also restricted to a multiple of 128B
Value	Name	Description								
[127, 3FFFFh]		corresponding to [128B, 128KB]also restricted to a multiple of 128B								
		Programming Notes								
		Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].								
		The pitch must be set to 2x the value computed based on width, as the stencil buffer is stored with two rows interleaved. For details on the separate stencil buffer storage format in memory, see GPU Overview (vol1a), Memory Data Formats, Surface Layout, 2D Surfaces, Stencil Buffer Layout (section 8.20.4.8).								
2	31:0	Surface Base Address								
Project: DevHSW		Project:	HSW							
		Format:	GraphicsAddress[31:0]Stencil_Buffer							
		This field specifies the starting Dword address of the buffer in mapped Graphics Memory.								



3DSTATE_STENCIL_BUFFER

Programming Notes

The Stencil Buffer can only be mapped to Main Memory (uncached).



3DSTATE_HIER_DEPTH_BUFFER

3DSTATE_HIER_DEPTH_BUFFER							
DWord	Bit	Description					
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode					
	28:27	Command SubType Default Value: 3h GFXPIPE_3D Format: OpCode					
	26:24	3D Command Opcode Default Value: 0h 3DSTATE_PIPELINED Format: OpCode					
	23:16	3D Command Sub Opcode Default Value: 07h 3DSTATE_HIER_DEPTH_BUFFER Format: OpCode					
	15:8	Reserved Format: MBZ					
	7:0	Dword Length Format: =n Total Length - 2					
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>1h</td><td>Excludes Dword (0,1) [Default]</td><td>HSW</td></tr></tbody></table>	Value	Name	Project	1h	Excludes Dword (0,1) [Default]
Value	Name	Project					
1h	Excludes Dword (0,1) [Default]	HSW					



3DSTATE_HIER_DEPTH_BUFFER

1	31:29	Reserved		
		Project: HSW		
	28:25	Format: MBZ		
		Hierarchical Depth Buffer Object Control State		
		Project: HSW		
		Format: MEMORY_OBJECT_CONTROL_STATE		
	Specifies the memory object control state for the hierarchical depth buffer.			
	24:17	Reserved		
	16:0	Format: MBZ		
		Surface Pitch		
		Format: U17-1 Pitch in Bytes		
		This field specifies the pitch of the hierarchical depth buffer in (#Bytes - 1).		
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[127, 3FFFFh]</td><td>corresponding to [128B, 128KB] also restricted to a multiple of 128B</td></tr></tbody></table>	Value	Name
Value	Name			
[127, 3FFFFh]	corresponding to [128B, 128KB] also restricted to a multiple of 128B			
Programming Notes				
Since this surface is tiled, the pitch specified must be a multiple of the tile pitch, in the range [128B, 128KB].				
2 Project: DevHSW	31:0	Surface Base Address		
		Project: HSW		
		Format: GraphicsAddress[31:0]HierarchicalDepthBuffer		
		This field specifies the starting Dword address of the buffer in mapped Graphics Memory.		
		Programming Notes		
		The Hierarchical Depth Buffer can only be mapped to Main Memory (uncached).		



3DSTATE_VERTEX_BUFFERS

3DSTATE_VERTEX_BUFFERS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
Description		
This command is used to specify VB state used by the VF function.		
[DevHSW]: Can specify from 1 to 33 VBs.		HSW
The VertexBufferID field within a VERTEX_BUFFER_STATE structure indicates the specific VB. If a VB definition is not included in this command, its associated state is left unchanged and is available for use if previously defined.		
Programming Notes		
It is possible to have individual vertex elements sourced completely from generated ID values and therefore not require any vertex buffer accesses for that vertex element. In this case, VF function will simply ignore the VB state associated with that vertex element. If all enabled vertex elements have this characteristic, no VBs are required to process 3DPRIMITIVE commands. For example, this might arise when the user wants to perform all data lookups in the first shader, so only generated index values need to be passed down to it. In this extreme case, SW would not need to program any VB state, and therefore not need to issue any 3DSTATE_VERTEX_BUFFERS commands.		
For any 3DSTATE_VERTEX_BUFFERS command, at least one VERTEX_BUFFER_STATE structure must be included.		
VERTEX_BUFFER_STATE structures are 4 DWords for both VERTEXDATA buffers and INSTANCEDATA buffers.		
Inclusion of partial VERTEX_BUFFER_STATE structures is UNDEFINED.		
The order in which VBs are defined within this command can be arbitrary, though a vertex buffer must be defined only once in any given command (otherwise operation is UNDEFINED).		
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 03h GFXPIPE
	28:27	Format: Opcode
		Command SubType
	26:24	Default Value: 3h 3D
		Format: Opcode
	23:16	3D Command Opcode
		Default Value: 0h 3DSTATE_VERTEX_BUFFERS
		Format: Opcode
		3D Command Sub Opcode



3DSTATE_VERTEX_BUFFERS

		Default Value: Format:	08h 3DSTATE_VERTEX_BUFFERS Opcode										
	15:8	Reserved											
	7:0	DWord Length Format: =n n = 4b-1 (where b = # of buffer states included)											
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>3</td><td>DWORD_COUNT_n [Default]</td><td></td></tr><tr><td>[3,131]</td><td>1-33 Buffers</td><td>HSW</td></tr></tbody></table>			Value	Name	Project	3	DWORD_COUNT_n [Default]		[3,131]	1-33 Buffers	HSW
Value	Name	Project											
3	DWORD_COUNT_n [Default]												
[3,131]	1-33 Buffers	HSW											
1..n	127:0	Vertex Buffer State Format: VERTEX_BUFFER_STATE											



3DSTATE_VERTEX_ELEMENTS

3DSTATE_VERTEX_ELEMENTS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
	Description	Project
This is a variable-length command used to specify the active vertex elements. Each VERTEX_ELEMENT_STATE structure contains a Valid bit which determines which elements are used.		HSW
[DevHSW]: Up to 34 elements.		HSW
	Programming Notes	Project
[DevHSW]: At least one VERTEX_ELEMENT_STATE structure must be included.		HSW
Inclusion of partial VERTEX_ELEMENT_STATE structures is UNDEFINED.		
[DevHSW]: SW must ensure that at least one vertex element is defined prior to issuing a 3DPRIMTIVE command, or operation is UNDEFINED.		HSW
[DevHSW]: There are no 'holes' allowed in the destination vertex: NOSTORE components must be overwritten by subsequent components unless they are the trailing DWords of the vertex. Software must explicitly chose some value (probably 0) to be written into DWords that would otherwise be 'holes'.		HSW
[DevHSW]: Within a VERTEX_ELEMENT_STATE structure, if a Component Control field is set to something other than VFCOMP_STORE_SRC, no higher-numbered Component Control fields may be set to VFCOMP_STORE_SRC. In other words, only trailing components can be set to something other than VFCOMP_STORE_SRC.		HSW
[DevHSW]: See additional restrictions listed in the command fields and VERTEX_ELEMENT_STATE description.		HSW
[DevHSW]: Element[0] must be valid.		HSW
[DevHSW]: All elements must be valid from Element[0] to the last valid element. (I.e. if Element[2] is valid then Element[1] and Element[0] must also be valid).		HSW
[DevHSW]: The pitch between elements packed in the URB will always be 128 bits.		HSW
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 03h GFXPIPE
	28:27	Format: Opcode
		Command SubType
	26:24	Default Value: 3h 3D
		Format: Opcode
3D Command Opcode		



3DSTATE_VERTEX_ELEMENTS

		Default Value:	0h 3DSTATE_VERTEX_ELEMENTS													
		Format:	Opcode													
	23:16	3D Command Sub Opcode														
		Default Value:	09h 3DSTATE_VERTEX_ELEMENTS													
		Format:	Opcode													
	15:8	Reserved														
	7:0	DWord Length														
		Format:	=n													
		Vertex Element Count = (DWord Count + 1) / 2														
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>1</td><td>DWORD_COUNT_n [Default]</td><td>excludes DWords 0,1</td><td></td></tr><tr><td>[1,67]</td><td>Range</td><td>1-34 Elements</td><td>HSW</td></tr></tbody></table>			Value	Name	Description	Project	1	DWORD_COUNT_n [Default]	excludes DWords 0,1		[1,67]	Range	1-34 Elements	HSW
Value	Name	Description	Project													
1	DWORD_COUNT_n [Default]	excludes DWords 0,1														
[1,67]	Range	1-34 Elements	HSW													
1..n	63:0	Element														
		Format:	VERTEX_ELEMENT_STATE													



3DSTATE_INDEX_BUFFER

3DSTATE_INDEX_BUFFER				
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h GFXPIPE	
		Format:	OpCode	
	28:27	Command SubType		
		Default Value:	3h GFXPIPE_3D	
		Format:	OpCode	
	26:24	3D Command Opcode		
		Default Value:	0h 3DSTATE_PIPELINED	
		Format:	OpCode	
23:16	23:16	3D Command Sub Opcode		
		Default Value:	0Ah 3DSTATE_INDEX_BUFFER	
		Format:	OpCode	
	15:12	Memory Object Control State		
11	Project:	HSW		
	Format:	MEMORY_OBJECT_CONTROL_STATE		
	Specifies the memory object control state for this index buffer.			
10	Reserved			
	Project:	DevHSW+		
	Format:	MBZ		
9:8	Index Format			



3DSTATE_INDEX_BUFFER

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table> <p>This field specifies the data format of the index buffer. All index values are UNSIGNED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>INDEX_BYTE</td><td>All</td></tr><tr><td>1h</td><td>INDEX_WORD</td><td>All</td></tr><tr><td>2h</td><td>INDEX_DWORD</td><td>All</td></tr></tbody></table>	Project:	All	Format:	U2 enumerated type	Value	Name	Project	0h	INDEX_BYTE	All	1h	INDEX_WORD	All	2h	INDEX_DWORD	All
Project:	All																	
Format:	U2 enumerated type																	
Value	Name	Project																
0h	INDEX_BYTE	All																
1h	INDEX_WORD	All																
2h	INDEX_DWORD	All																
	7:0	<p>DWord Length</p> <table border="1"><tr><td>Default Value:</td><td>1h Excludes DWord (0,1)</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>=n Total Length - 2</td></tr></table>	Default Value:	1h Excludes DWord (0,1)	Project:	All	Format:	=n Total Length - 2										
Default Value:	1h Excludes DWord (0,1)																	
Project:	All																	
Format:	=n Total Length - 2																	
1	31:0	<p>Buffer Starting Address</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:0]Index_Buffer_Entry</td></tr></table> <p>This field contains the size-aligned (as specified by Index Format) Graphics Address of the first element of interest within the index buffer. Software must program this value with the combination (sum) of the base address of the memory resource and the byte offset from the base address to the starting structure within the buffer.</p> <p>Programming Notes</p> <p>Index Buffers can only be allocated in linear (not tiled) graphics memory.</p>	Project:	All	Format:	GraphicsAddress[31:0]Index_Buffer_Entry												
Project:	All																	
Format:	GraphicsAddress[31:0]Index_Buffer_Entry																	
2	31:0	<p>Buffer Ending Address</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:0]</td></tr></table> <p>If non-zero, this field contains the address of the last valid byte in the index buffer. Any index buffer reads past this address returns an index value of 0 (as if the index buffer was zero-extended). Software must guarantee that the buffer ends on an index boundary (e.g., for an INDEX_DWORD buffer, Bits [1:0] == 11b).</p> <table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: Software needs to disable the index buffer by setting Index Buffer Start address AFTER Index Buffer End address for draws where the starting index location is greater than the index buffer size. Also the addresses cannot be in the same cache line to disable the index buffer.</td><td>HSW</td></tr><tr><td>Note: Software needs to make the index buffer ending address on the last byte of a cacheline and fill in 0's for the added extra bytes of the cacheline.</td><td>HSW</td></tr></tbody></table>	Project:	All	Format:	GraphicsAddress[31:0]	Note:	Project	Note: Software needs to disable the index buffer by setting Index Buffer Start address AFTER Index Buffer End address for draws where the starting index location is greater than the index buffer size. Also the addresses cannot be in the same cache line to disable the index buffer.	HSW	Note: Software needs to make the index buffer ending address on the last byte of a cacheline and fill in 0's for the added extra bytes of the cacheline.	HSW						
Project:	All																	
Format:	GraphicsAddress[31:0]																	
Note:	Project																	
Note: Software needs to disable the index buffer by setting Index Buffer Start address AFTER Index Buffer End address for draws where the starting index location is greater than the index buffer size. Also the addresses cannot be in the same cache line to disable the index buffer.	HSW																	
Note: Software needs to make the index buffer ending address on the last byte of a cacheline and fill in 0's for the added extra bytes of the cacheline.	HSW																	



3DSTATE_VF

3DSTATE_VF			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
23:16	23:16	3D Command Sub Opcode	
		Default Value:	0Ch 3DSTATE_VF
		Format:	OpCode
	15:12	Reserved	
		Project:	All
		Format:	MBZ
	11	Reserved	
		Project:	HSW
10	10	Reserved	
		Project:	HSW
		Format:	MBZ
	9	Reserved	
		Project:	HSW
		Format:	MBZ
	8	Indexed Draw Cut Index Enable	
		Project:	All
		Format:	Enable



3DSTATE_VF

		If ENABLED, vertex indices in RANDOM 3DPRIMITIVE commands are compared to the Cut Index (specified below). When the vertex index matches the Cut Index any previous topology is terminated. If DISABLED, vertex indices are not compared to the Cut Index and are used strictly as indices into vertex buffers. This field can only be enabled for certain primitive topology types. Refer to the table later in this section for details.						
	7:0	DWord Length <table border="1"><tr><td>Default Value:</td><td>0h Excludes DWord (0,1)</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>=n Total Length - 2</td></tr></table>	Default Value:	0h Excludes DWord (0,1)	Project:	All	Format:	=n Total Length - 2
Default Value:	0h Excludes DWord (0,1)							
Project:	All							
Format:	=n Total Length - 2							
1	31:0	Cut Index <table border="1"><tr><td>Project:</td><td>All</td></tr></table> <p>This field specifies the index value that is considered the "cut index" which vertex indices are compared to if a Cut Index Enable is set. The Cut Index is compared to the fetched (and possibly-sign-extended) vertex index, and if these values are equal, the current primitive topology is terminated. Note that, for index buffers <32bpp, it is possible to set the Cut Index to a (large) value that will never match a sign-extended vertex index.</p>	Project:	All				
Project:	All							



3DSTATE_CC_STATE_POINTERS

3DSTATE_CC_STATE_POINTERS								
DWord	Bit	Description						
0	31:29	Command Type	<table border="1"><tr><td>Default Value:</td><td>3h GFXPIPE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h GFXPIPE	Format:	OpCode	
Default Value:	3h GFXPIPE							
Format:	OpCode							
28:27	Command SubType	<table border="1"><tr><td>Default Value:</td><td>3h GFXPIPE_3D</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h GFXPIPE_3D	Format:	OpCode		
Default Value:	3h GFXPIPE_3D							
Format:	OpCode							
26:24	3D Command Opcode	<table border="1"><tr><td>Default Value:</td><td>0h 3DSTATE_PIPELINED</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	0h 3DSTATE_PIPELINED	Format:	OpCode		
Default Value:	0h 3DSTATE_PIPELINED							
Format:	OpCode							
23:16	3D Command Sub Opcode	<table border="1"><tr><td>Default Value:</td><td>0Eh 3DSTATE_CC_STATE_POINTERS</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	0Eh 3DSTATE_CC_STATE_POINTERS	Format:	OpCode		
Default Value:	0Eh 3DSTATE_CC_STATE_POINTERS							
Format:	OpCode							
15:8	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
7:0	DWord Length	<table border="1"><tr><td>Default Value:</td><td>0h DWORD_COUNT_n</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>=n</td></tr></table>	Default Value:	0h DWORD_COUNT_n	Project:	All	Format:	=n
Default Value:	0h DWORD_COUNT_n							
Project:	All							
Format:	=n							
31:6	Color Calc State Pointer	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>DynamicStateOffset[31:6]COLOR_CALC_STATE</td></tr></table>	Project:	All	Format:	DynamicStateOffset[31:6]COLOR_CALC_STATE		
Project:	All							
Format:	DynamicStateOffset[31:6]COLOR_CALC_STATE							
Specifies the 64-byte aligned offset of the COLOR_CALC_STATE. This offset is relative to the Dynamic State Base Address .								



3DSTATE_CC_STATE_POINTERS

	5:1	Reserved
		Project: All
		Format: MBZ
	0	Reserved
		Project: HSW
		Format: MBO



3DSTATE_SCISSOR_STATE_POINTERS

3DSTATE_SCISSOR_STATE_POINTERS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	0Fh 3DSTATE_SCISSOR_STATE_POINTERS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Format:	=n
1	31:5	Scissor Rect Pointer	
		Project:	All
		Format:	DynamicStateOffset[31:5]SCISSOR_RECT*16
Specifies the 32-byte aligned address offset of the SCISSOR_RECT state. This offset is relative to the Dynamic State Base Address .			
	4:0	Reserved	
		Project:	All
		Format:	MBZ



3DSTATE_VS

3DSTATE_VS			
Description			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
1		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	10h 3DSTATE_VS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
1	7:0	DWord Length	
		Default Value:	4h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
	31:6	Kernel Start Pointer	
		Project:	All
		Format:	InstructionBaseOffset[31:6]Kernel
This field specifies the starting location (1st GEN4 core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if VS Function Enable is DISABLED.			



3DSTATE_VS

	5:0	Reserved																										
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ																						
Project:	All																											
Format:	MBZ																											
2	31	Single Vertex Dispatch <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U1 Enumerated type</td></tr> </table> <p>This field can be used to force single vertex SIMD4x2 VS threads.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Multiple</td><td>Dual vertex SIMD4x2 thread dispatches are allowed.</td><td>All</td></tr> <tr> <td>1h</td><td>Single</td><td>Single vertex SIMD4x2 thread dispatches are forced.</td><td>All</td></tr> </tbody> </table>	Project:	All	Format:	U1 Enumerated type	Value	Name	Description	Project	0h	Multiple	Dual vertex SIMD4x2 thread dispatches are allowed.	All	1h	Single	Single vertex SIMD4x2 thread dispatches are forced.	All										
Project:	All																											
Format:	U1 Enumerated type																											
Value	Name	Description	Project																									
0h	Multiple	Dual vertex SIMD4x2 thread dispatches are allowed.	All																									
1h	Single	Single vertex SIMD4x2 thread dispatches are forced.	All																									
	30	Vector Mask Enable (VME) <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table> <p>When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Dmask</td><td>Channels are enabled based on the dispatch mask</td><td>All</td></tr> <tr> <td>1h</td><td>Vmask</td><td>Channels are enabled based on the vector mask</td><td>All</td></tr> </tbody> </table>	Project:	All	Value	Name	Description	Project	0h	Dmask	Channels are enabled based on the dispatch mask	All	1h	Vmask	Channels are enabled based on the vector mask	All												
Project:	All																											
Value	Name	Description	Project																									
0h	Dmask	Channels are enabled based on the dispatch mask	All																									
1h	Vmask	Channels are enabled based on the vector mask	All																									
	29:27	Sampler Count <table border="1"> <tr> <td>Project:</td><td>All</td></tr> </table> <p>Specifies how many samplers (in multiples of 4) the vertex shader 0 kernel uses. Used only for prefetching the associated sampler state entries. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>No Samplers</td><td>no samplers used</td><td>All</td></tr> <tr> <td>1h</td><td>1-4 Samplers</td><td>between 1 and 4 samplers used</td><td>All</td></tr> <tr> <td>2h</td><td>5-8 Samplers</td><td>between 5 and 8 samplers used</td><td>All</td></tr> <tr> <td>3h</td><td>9-12 Samplers</td><td>between 9 and 12 samplers used</td><td>All</td></tr> <tr> <td>4h</td><td>13-16 Samplers</td><td>between 13 and 16 samplers used</td><td>All</td></tr> </tbody> </table>	Project:	All	Value	Name	Description	Project	0h	No Samplers	no samplers used	All	1h	1-4 Samplers	between 1 and 4 samplers used	All	2h	5-8 Samplers	between 5 and 8 samplers used	All	3h	9-12 Samplers	between 9 and 12 samplers used	All	4h	13-16 Samplers	between 13 and 16 samplers used	All
Project:	All																											
Value	Name	Description	Project																									
0h	No Samplers	no samplers used	All																									
1h	1-4 Samplers	between 1 and 4 samplers used	All																									
2h	5-8 Samplers	between 5 and 8 samplers used	All																									
3h	9-12 Samplers	between 9 and 12 samplers used	All																									
4h	13-16 Samplers	between 13 and 16 samplers used	All																									
	26	Reserved <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ																						
Project:	All																											
Format:	MBZ																											
	25:18	Binding Table Entry Count <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>Specifies how many binding table entries the kernel uses. Used only for prefetching</td><td></td></tr> </tbody> </table>	Project:	All	Format:	U8	Description	Project	Specifies how many binding table entries the kernel uses. Used only for prefetching																			
Project:	All																											
Format:	U8																											
Description	Project																											
Specifies how many binding table entries the kernel uses. Used only for prefetching																												



3DSTATE_VS

	<p>of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if VS Function Enable is DISABLED.</p> <p>When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,255]</td><td></td></tr></tbody></table> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td><td>DevHSW+</td></tr></tbody></table>	Value	Name	[0,255]		Programming Notes	Project	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+									
Value	Name																	
[0,255]																		
Programming Notes	Project																	
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+																	
17	<p>Thread Priority</p> <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>U1 Enumerated type</td></tr></table> <p>Specifies the priority of the thread for dispatch:This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Normal Priority</td><td>Normal Priority</td><td>All</td></tr><tr><td>1h</td><td>High Priority</td><td>High Priority</td><td>All</td></tr></tbody></table>	Project:	DevHSW+	Format:	U1 Enumerated type	Value	Name	Description	Project	0h	Normal Priority	Normal Priority	All	1h	High Priority	High Priority	All	
Project:	DevHSW+																	
Format:	U1 Enumerated type																	
Value	Name	Description	Project															
0h	Normal Priority	Normal Priority	All															
1h	High Priority	High Priority	All															
16	<p>Floating Point Mode</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 enumerated type</td></tr></table> <p>Specifies the initial floating point mode used by the dispatched thread.This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>IEEE-754</td><td>Use IEEE-754 Rules</td><td>All</td></tr><tr><td>1h</td><td>Alternate</td><td>Use alternate rules</td><td>All</td></tr></tbody></table>	Project:	All	Format:	U1 enumerated type	Value	Name	Description	Project	0h	IEEE-754	Use IEEE-754 Rules	All	1h	Alternate	Use alternate rules	All	
Project:	All																	
Format:	U1 enumerated type																	
Value	Name	Description	Project															
0h	IEEE-754	Use IEEE-754 Rules	All															
1h	Alternate	Use alternate rules	All															
15:14	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ													
Project:	All																	
Format:	MBZ																	
13	<p>Illegal Opcode Exception Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All															
Project:	All																	



3DSTATE_VS

		<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.</td></tr></table>	Format:	Enable	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.					
Format:	Enable									
This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.										
12	VS accesses UAV	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This field must be set when VS has a UAV access.</td></tr></table>	Project:	DevHSW+	Format:	Enable	This field must be set when VS has a UAV access.			
Project:	DevHSW+									
Format:	Enable									
This field must be set when VS has a UAV access.										
11:8	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ						
Format:	MBZ									
7	Software Exception Enable	<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.</td></tr></table>	Format:	Enable	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.					
Format:	Enable									
This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if VS Function Enable is DISABLED.										
6:0	Reserved	<table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ						
Format:	MBZ									
3	Scratch Space Base Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GeneralStateOffset[31:10]ScratchSpace</td></tr><tr><td colspan="2">Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header.</td></tr><tr><td colspan="2">This field is ignored if VS Function Enable is DISABLED.</td></tr></table>	Project:	All	Format:	GeneralStateOffset[31:10]ScratchSpace	Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header.		This field is ignored if VS Function Enable is DISABLED.	
Project:	All									
Format:	GeneralStateOffset[31:10]ScratchSpace									
Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header.										
This field is ignored if VS Function Enable is DISABLED.										
9:4	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
3:0	Per-Thread Scratch Space	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4 power of 2 Bytes over 1K Bytes</td></tr><tr><td colspan="2">Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if VS Function</td></tr></table>	Project:	All	Format:	U4 power of 2 Bytes over 1K Bytes	Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if VS Function			
Project:	All									
Format:	U4 power of 2 Bytes over 1K Bytes									
Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. This field is ignored if VS Function										



3DSTATE_VS

		Enable is DISABLED. <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,11]</td><td></td><td>indicating [1K Bytes, 2M Bytes]</td></tr></tbody></table> <table border="1"><thead><tr><th colspan="2">Programming Notes</th></tr></thead><tbody><tr><td colspan="2">This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.</td></tr></tbody></table>	Value	Name	Description	[0,11]		indicating [1K Bytes, 2M Bytes]	Programming Notes		This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.			
Value	Name	Description												
[0,11]		indicating [1K Bytes, 2M Bytes]												
Programming Notes														
This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.														
4	31:25	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	24:20	Dispatch GRF Start Register for URB Data <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U5</td></tr></table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,31]</td><td></td><td>indicating GRF [R0,R31]</td></tr></tbody></table>	Project:	HSW	Format:	U5	Value	Name	Description	[0,31]		indicating GRF [R0,R31]		
Project:	HSW													
Format:	U5													
Value	Name	Description												
[0,31]		indicating GRF [R0,R31]												
	19:17	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	16:11	Vertex URB Entry Read Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U6</td></tr></table> <p>Specifies the number of pairs of 128-bit vertex elements to be passed into the payload for each vertex. This field is ignored if VS Function Enable is DISABLED.</p> <p>For SIMD4x2 dispatch, each vertex element requires one GRF of payload data, therefore the number of GRFs with vertex data will be double the value programmed in this field.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[1,63]</td><td></td></tr></tbody></table> <table border="1"><thead><tr><th colspan="2">Programming Notes</th></tr></thead><tbody><tr><td colspan="2">It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.</td></tr></tbody></table>	Project:	All	Format:	U6	Value	Name	[1,63]		Programming Notes		It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.	
Project:	All													
Format:	U6													
Value	Name													
[1,63]														
Programming Notes														
It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read and passed to the thread.														
	10	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	9:4	Vertex URB Entry Read Offset												



3DSTATE_VS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U6</td></tr></table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Project:	All	Format:	U6	Value	Name	[0,63]						
Project:	All														
Format:	U6														
Value	Name														
[0,63]															
	3:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
5	31:23	<p>Maximum Number of Threads</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U9-1 Thread Count</td></tr></table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. This field is ignored if VS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,279]</td><td>indicating thread count of [1,280]</td><td>DevHSW:GT2, DevHSW:GT3</td></tr><tr><td>[0,69]</td><td>indicating thread count of [1,70]</td><td>DevHSW:GT1</td></tr></tbody></table>	Project:	HSW	Format:	U9-1 Thread Count	Value	Name	Project	[0,279]	indicating thread count of [1,280]	DevHSW:GT2, DevHSW:GT3	[0,69]	indicating thread count of [1,70]	DevHSW:GT1
Project:	HSW														
Format:	U9-1 Thread Count														
Value	Name	Project													
[0,279]	indicating thread count of [1,280]	DevHSW:GT2, DevHSW:GT3													
[0,69]	indicating thread count of [1,70]	DevHSW:GT1													
	22:11	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
	10	<p>Statistics Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If ENABLED, this FF unit will engage in statistics gathering. See the Statistics Gathering section later in this chapter. If DISABLED, statistics information associated with this FF stage will be left unchanged.</p>	Project:	All	Format:	Enable									
Project:	All														
Format:	Enable														
	9:3	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
	2	<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ											
Format:	MBZ														



3DSTATE_VS

	Vertex Cache Disable												
1	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Disable</td></tr></table> <p>This bit controls the operation of the Vertex Cache. This field is always used. If the Vertex Cache is DISABLED and the VS Function is ENABLED, the Vertex Cache is not used and all incoming vertices will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is ENABLED, incoming vertices that do not hit in the Vertex Cache will be passed to VS threads. If the Vertex Cache is ENABLED and the VS Function is DISABLED, input vertices that miss in the Vertex Cache will be assembled and written to the URB, though pass thru the VS stage unmodified (not shaded). The Vertex Cache is invalidated whenever the Vertex Cache becomes DISABLED , whenever the VS Function Enable toggles, between 3DPRIMITIVE commands and between instances within a 3DPRIMITIVE command.</p>	Project:	All	Format:	Disable								
Project:	All												
Format:	Disable												
0	VS Function Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline. If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.</td><td></td></tr><tr><td>If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.</td><td>HSW</td></tr><tr><td>This field is always used.</td><td></td></tr></tbody></table>	Project:	All	Format:	Enable	Description	Project	If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline. If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.		If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.	HSW	This field is always used.	
Project:	All												
Format:	Enable												
Description	Project												
If ENABLED, VS threads may be spawned to process VF-generated vertices before the resulting vertices are passed down the pipeline. If DISABLED, VF-generated vertices will pass thru the VS function and sent down the pipeline unmodified. The Vertex Cache is still available in this mode, if enabled.													
If Statistics Enable is ENABLED, VS_INVOCATION_COUNT will increment by 1 for every vertex that passes through the VS stage, even if VS Function Enable is DISABLED.	HSW												
This field is always used.													



3DSTATE_GS

3DSTATE_GS							
DWord	Bit	Description					
0	31:29	Command Type	<table border="1"><tr><td>Default Value:</td><td>3h GFXPIPE</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h GFXPIPE	Format:	OpCode
Default Value:	3h GFXPIPE						
Format:	OpCode						
28:27	Command SubType	<table border="1"><tr><td>Default Value:</td><td>3h GFXPIPE_3D</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	3h GFXPIPE_3D	Format:	OpCode	
Default Value:	3h GFXPIPE_3D						
Format:	OpCode						
26:24	3D Command Opcode	<table border="1"><tr><td>Default Value:</td><td>0h 3DSTATE_PIPELINED</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	0h 3DSTATE_PIPELINED	Format:	OpCode	
Default Value:	0h 3DSTATE_PIPELINED						
Format:	OpCode						
23:16	3D Command Sub Opcode	<table border="1"><tr><td>Default Value:</td><td>11h 3DSTATE_GS</td></tr><tr><td>Format:</td><td>OpCode</td></tr></table>	Default Value:	11h 3DSTATE_GS	Format:	OpCode	
Default Value:	11h 3DSTATE_GS						
Format:	OpCode						
15:8	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ	
Project:	All						
Format:	MBZ						
7:0	DWord Length	<table border="1"><tr><td>Default Value:</td><td>5h Excludes DWord (0,1)</td></tr><tr><td>Format:</td><td>=n</td></tr></table>	Default Value:	5h Excludes DWord (0,1)	Format:	=n	
Default Value:	5h Excludes DWord (0,1)						
Format:	=n						
31:6	Kernel Start Pointer	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>InstructionBaseOffset[31:6]Kernel</td></tr></table> <p>This field specifies the starting location (1st GEN4 core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address.</p>	Project:	All	Format:	InstructionBaseOffset[31:6]Kernel	
Project:	All						
Format:	InstructionBaseOffset[31:6]Kernel						
1	5:0	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All						
Format:	MBZ						



3DSTATE_GS

2	31	Single Program Flow (SPF) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>Disable</td><td>Single Program Flow disabled</td></tr><tr><td>1h</td><td>Enable</td><td>Single Program Flow enabled</td></tr></table>	Project:	All	Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.		Value	Name	Description	0h	Disable	Single Program Flow disabled	1h	Enable	Single Program Flow enabled														
Project:	All																												
Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.																													
Value	Name	Description																											
0h	Disable	Single Program Flow disabled																											
1h	Enable	Single Program Flow enabled																											
	30	Vector Mask Enable (VME) <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 enumerated type</td></tr><tr><td colspan="2">When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>Dmask</td><td>Channels are enabled based on the dispatch mask</td></tr><tr><td>1h</td><td>Vmask</td><td>Channels are enabled based on the vector mask</td></tr></table>	Project:	All	Format:	U1 enumerated type	When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.		Value	Name	Description	0h	Dmask	Channels are enabled based on the dispatch mask	1h	Vmask	Channels are enabled based on the vector mask												
Project:	All																												
Format:	U1 enumerated type																												
When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.																													
Value	Name	Description																											
0h	Dmask	Channels are enabled based on the dispatch mask																											
1h	Vmask	Channels are enabled based on the vector mask																											
	29:27	Sampler Count <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U3</td></tr><tr><td colspan="2">Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>No Samplers</td><td>no samplers used</td></tr><tr><td>1h</td><td>1-4 Samplers</td><td>between 1 and 4 samplers used</td></tr><tr><td>2h</td><td>5-8 Samplers</td><td>between 5 and 8 samplers used</td></tr><tr><td>3h</td><td>9-12 Samplers</td><td>between 9 and 12 samplers used</td></tr><tr><td>4h</td><td>13-16 Samplers</td><td>between 13 and 16 samplers used</td></tr><tr><td>5h-7h</td><td>Reserved</td><td>Reserved</td></tr></table>	Project:	All	Format:	U3	Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.		Value	Name	Description	0h	No Samplers	no samplers used	1h	1-4 Samplers	between 1 and 4 samplers used	2h	5-8 Samplers	between 5 and 8 samplers used	3h	9-12 Samplers	between 9 and 12 samplers used	4h	13-16 Samplers	between 13 and 16 samplers used	5h-7h	Reserved	Reserved
Project:	All																												
Format:	U3																												
Specifies how many samplers (in multiples of 4) the geometry shader kernel uses. Used only for prefetching the associated sampler state entries.																													
Value	Name	Description																											
0h	No Samplers	no samplers used																											
1h	1-4 Samplers	between 1 and 4 samplers used																											
2h	5-8 Samplers	between 5 and 8 samplers used																											
3h	9-12 Samplers	between 9 and 12 samplers used																											
4h	13-16 Samplers	between 13 and 16 samplers used																											
5h-7h	Reserved	Reserved																											
	26	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																							
Project:	All																												
Format:	MBZ																												
	25:18	Binding Table Entry Count <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U8</td></tr><tr><th colspan="2">Description</th><th>Project</th></tr><tr><td colspan="2">When HW Generated Binding Table is disabled: Specifies how many binding table</td><td></td></tr></table>	Project:	All	Format:	U8	Description		Project	When HW Generated Binding Table is disabled: Specifies how many binding table																			
Project:	All																												
Format:	U8																												
Description		Project																											
When HW Generated Binding Table is disabled: Specifies how many binding table																													



3DSTATE_GS

	<p>entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p>When HW Generated Binding Table bit is enabled This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.</p>														
	<table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td><td>DevHSW+</td></tr></tbody></table>	Programming Notes	Project	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+	DevHSW+									
Programming Notes	Project														
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+														
17	<p>Thread Priority</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Specifies the priority of the thread for dispatch</td><td></td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>Normal Priority</td><td>Normal Priority</td></tr><tr><td>1h</td><td>High Priority</td><td>High Priority</td></tr></table>	Project:	All	Specifies the priority of the thread for dispatch		Value	Name	Description	0h	Normal Priority	Normal Priority	1h	High Priority	High Priority	
Project:	All														
Specifies the priority of the thread for dispatch															
Value	Name	Description													
0h	Normal Priority	Normal Priority													
1h	High Priority	High Priority													
16	<p>Floating Point Mode</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Specifies the initial floating point mode used by the dispatched thread.</td><td></td></tr><tr><th>Value</th><th>Name</th><th>Description</th></tr><tr><td>0h</td><td>IEEE-754</td><td>Use IEEE-754 Rules</td></tr><tr><td>1h</td><td>alternate</td><td>Use alternate rules</td></tr></table>	Project:	All	Specifies the initial floating point mode used by the dispatched thread.		Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	alternate	Use alternate rules	
Project:	All														
Specifies the initial floating point mode used by the dispatched thread.															
Value	Name	Description													
0h	IEEE-754	Use IEEE-754 Rules													
1h	alternate	Use alternate rules													
15:14	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All														
Format:	MBZ														
13	<p>Illegal Opcode Exception Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td>Double Buffer Armed By:</td><td>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.</td></tr></table>	Project:	All	Format:	Enable	Double Buffer Armed By:	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.								
Project:	All														
Format:	Enable														
Double Buffer Armed By:	This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.														
12	<p>GS accesses UAV</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr><tr><td>BitFieldDesc</td><td></td></tr></table>	Project:	HSW	Format:	U1	BitFieldDesc									
Project:	HSW														
Format:	U1														
BitFieldDesc															



3DSTATE_GS

11	Mask Stack Exception Enable	
	Project:	All
	Format:	Enable
	Double Buffer Armed By:	This bit gets loaded into EU CR0.1[11]. See Exceptions and ISA Execution Environment.
10:8	Reserved	
	Project:	All
	Format:	MBZ
7	Software Exception Enable	
	Project:	All
	Format:	Enable
	This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.	
6	Reserved	
	Project:	All
	Format:	MBZ
5:0	Reserved	
	Project:	HSW
	Format:	MBZ
3	Scratch Space Base Pointer	
	Project:	All
	Format:	GeneralStateOffset[31:10]
	Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.	
9:4	Reserved	
	Project:	All
	Format:	MBZ
3:0	Per-Thread Scratch Space	
	Project:	All
	Format:	U4 Power of 2 Bytes over 1K Bytes
	Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.	



3DSTATE_GS

		Value	Name
		[0,11]	indicating [1K Bytes, 2M Bytes]
4	31:29	Reserved	
		Project:	All
28:23		Format:	MBZ
		Output Vertex Size	
		Project:	All
		Format:	U6
		[0,62] indicating [1,63] 16B units	
		Specifies the size of each vertex stored in the GS output entry (following any Control Header data) as a number of 128-bit units (minus one).	
			Programming Notes
		Programming Restrictions: The vertex size must be programmed as a multiple of 32B units with the following exception: Rendering is disabled (as per SOL stage state) and the vertex size output by the GS thread is 16B. If rendering is enabled (as per SOL state) the vertex size must be programmed as a multiple of 32B units. In other words, the only time software can program a vertex size with an odd number of 16B units is when rendering is disabled.	
22:17		Output Topology	
		Project:	All
		Format:	3DPrimType
		This field specifies the topology type (3DPrimType) to be associated with GS-thread output vertices (if any).	
16:11		Vertex URB Entry Read Length	
		Project:	All
		Specifies the amount of URB data read and passed in the thread payload for each Vertex URB entry, in 256-bit register increments.	
			Programming Notes
		Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.	
10		Include Vertex Handles	
		Project:	All
		Format:	Boolean
		If set, all the input Vertex URB handles are included in the payload. These are referred to as "pull model" URB handles, as the thread will use them to read from the URB.	
		Programming Notes	Project



3DSTATE_GS

		This field must be set if Vertex URB Entry Read Length is cleared to zero. When this field is set and GS is enabled, only PATCHLIST topologies may be submitted. I.e., pull-model vertices are only supported for PATCH objects, other object types must completely push all vertex data into the payload.											
		This field must be set when the input topology is a Patchlist with more than 4 ICP's.	DevHSW:GT3:A, DevHSW:GT3:B										
9:4	Vertex URB Entry Read Offset												
	Project:	All											
	Double Buffer Armed By:	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread.											
3:0	Dispatch GRF Start Register for URB Data												
	Project:	All											
	Format:	U4											
	Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload.												
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>indicating GRF [R0,R15]</td></tr></tbody></table>			Value	Name	[0,15]	indicating GRF [R0,R15]						
Value	Name												
[0,15]	indicating GRF [R0,R15]												
	Programming Notes												
	If Include Vertex Handles is enabled (pull or hybrid handles case), then For DUAL_OBJECT dispatch mode this field should be: $((2^{\text{numVerticesPerObject}} + 8 - 1)/8) + 1$ For SINGLE and DUAL_INSTANCE dispatch modes this field should be: $(\text{numVerticesPerObject} + 8 - 1)/8) + 1$ If Include Primitive ID is set, then add 1 to the value obtained by using the above												
5	31:24	Maximum Number of Threads											
		Project:	HSW										
		Format:	U8-1 thread count										
		Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,255]</td><td>indicating thread count of [1,256]</td><td>DevHSW:GT3, DevHSW:GT2</td></tr><tr><td>[0,69]</td><td>indicating thread count of [1,70]</td><td>DevHSW:GT1</td></tr></tbody></table>			Value	Name	Project	[0,255]	indicating thread count of [1,256]	DevHSW:GT3, DevHSW:GT2	[0,69]	indicating thread count of [1,70]	DevHSW:GT1
Value	Name	Project											
[0,255]	indicating thread count of [1,256]	DevHSW:GT3, DevHSW:GT2											
[0,69]	indicating thread count of [1,70]	DevHSW:GT1											
	23:20	Control Data Header Size											
		Project:	All										
		Format:	U4										
		Specifies the number of 32B units of control data header located at the start of the GS URB entry.											



3DSTATE_GS

The value 0 indicates there is no control data header, and Control Data Format is ignored. Software must ensure that the Control Data Header Size is sufficient to accommodate the maximum number of vertices output by the GS thread. It is UNDEFINED for a GS thread to report more output vertices than can be accommodated in a non-zero-sized header. (If the header size is zero, by definition neither cut nor StreamID bits are defined.)

Value	Name
[0,8]	32B units

Programming Notes	Project
If this field is a non-zero value, then the URB allocation for the geometry shader must be in the lower 256KB of the URB.	DevHSW:GT2:A0, DevHSW:GT3:A0

19:15 Instance Control

Project:	All
Format:	U5-1 in #instances

[0,31] indicating [1,32] instances

Specifies the number of instances (minus one) for each input object. To avoid confusion, this document uses the term "InstanceCount" to refer to InstanceControl+1, with a range of [1,32]. If InstanceCount>1, DUAL_OBJECT mode is invalid. Software will likely want to use DUAL_INSTANCE mode for higher performance, but SINGLE mode is also supported. When InstanceCount=1 (one instance per object) software can decide which dispatch mode to use. DUAL_OBJECT mode would likely be the best choice for performance, followed by SINGLE mode. DUAL_INSTANCE mode is not recommended but is supported.

14:13 Default StreamID

Project:	All
Format:	U2

When the GS is enabled, unless the GS output entry contains StreamID bits in the control header, this field specifies the default StreamID associated with any GS-thread output vertices. When the GS is disabled, StreamID will be output as 0.

12:11 Dispatch Mode

Project:	All
Format:	U2

This field specifies how the GS unit dispatches multiple instances and/or multiple objects.

Value	Name	Description
0h	SINGLE	Each thread shades a single instance of one object.
1h	DUAL_INSTANCE	Each thread shades possibly two instances of one object. If the InstanceCount is odd, a trailing dispatch of only one instance will be made for each object received. Not recommended if InstanceCount = 1, assuming a kernel optimized for SINGLE or DUAL OBJECT dispatch



3DSTATE_GS

			would outperform a kernel compiled for DUAL_INSTANCE but only passed one instance.The GS must be allocated at least two URB handles or behavior is UNDEFINED.												
	2h	DUAL_OBJECT	Each thread shades one instance of possibly two objects. The GS unit attempt to pair objects together into one dispatch, but under some circumstances only one object may be dispatched (as controlled by the DispatchMask generated by the GS unit).Not valid for objects with more than 16 vertices per object. Not valid if InstanceCount > 1 (more than one instance per object).The GS must be allocated at least two URB handles or behavior is UNDEFINED.												
	3h	Reserved													
Programming Notes			Project												
The Dispatch Mode must be set to 0h (SINGLE) when executing TRILIST_ADJ or TRISTRIP_ADJ as an input topology.			DevHSW:GT2:A, DevHSW:GT2:B, DevHSW:GT3:A, DevHSW:GT3:B												
10	GS Statistics Enable														
Project:			All												
This bit controls whether GS-unit-specific statistics register(s) can be incremented.															
<table border="1"><thead><tr><th>Value</th><th>Name</th><th colspan="2">Description</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td colspan="2">GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment</td></tr><tr><td>1h</td><td>Enable</td><td colspan="2">GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment</td></tr></tbody></table>				Value	Name	Description		0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment		1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment	
Value	Name	Description													
0h	Disable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT cannot increment													
1h	Enable	GS_INVOCATIONS_COUNT and GS_PRIMITIVES_COUNT can increment													
9:5	GS Invocations Increment Value														
Project:			All												
Format:			U5												
Specifies how much to increment the GS_INVOCATIONS_COUNT for each instance of each object. This control is provided to allow software to process multiple instances (from an API POV) in a single kernel invocation.In SINGLE dispatch mode, the counter will increment by this value for each dispatch (as it's only one instance of one object). In DUAL_INSTANCE mode, the counter will be incremented by the value if only one instance is included in the dispatch (i.e., the last odd instance), otherwise the counter will be incremented by twice this value.In DUAL_OBJECT dispatch mode, the counter will be incremented by the value if only one object is included in the dispatch (i.e., a forced dispatch of one object), otherwise the counter will be incremented by twice this value.															
<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,31]</td><td>indicating an increment of [1,32]</td></tr></tbody></table>				Value	Name	[0,31]	indicating an increment of [1,32]								
Value	Name														
[0,31]	indicating an increment of [1,32]														
4	Include Primitive ID														
Project:			All												
Format:			Boolean												
If set, R1 of the payload is written with Primitive ID value(s).If clear, these Primitive ID values are															



3DSTATE_GS

	not included in the payload R1.																		
3	<p>Hint</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>This state bit is simply passed in GS thread payloads for use by the GS kernel - it has no other impact on hardware operation.</p>	Project:	All	Format:	U1														
Project:	All																		
Format:	U1																		
2	<p>Reorder Mode</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table> <p>This bit controls how vertices of triangle objects resulting from TRISTRIP[_ADJ][_REV] topologies are [re]ordered when passed in the GS thread payload See Object Vertex Ordering table (below).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>REORDER.LEADING</td><td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td><td>All</td></tr><tr><td>1h</td><td>REORDER.TRAILING</td><td>Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td><td>All</td></tr></tbody></table> <table border="1"><tr><td>Note:</td><td>Project</td></tr><tr><td>Note: To work around a HSW issue, reorder mode must be set to REORDER.LEADING when GS is disabled.</td><td>HSW</td></tr></table>	Project:	HSW	Value	Name	Description	Project	0h	REORDER.LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All	1h	REORDER.TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All	Note:	Project	Note: To work around a HSW issue, reorder mode must be set to REORDER.LEADING when GS is disabled.	HSW
Project:	HSW																		
Value	Name	Description	Project																
0h	REORDER.LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All																
1h	REORDER.TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All																
Note:	Project																		
Note: To work around a HSW issue, reorder mode must be set to REORDER.LEADING when GS is disabled.	HSW																		
1	<p>Discard Adjacency</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>When set, adjacent vertices <u>will not be passed</u> in the GS payload when objects with adjacency are processed. Instead, only the non-adjacent vertices will be passed in the same fashion as the without-adjacency form of the primitive. Software should set this bit whenever a GS kernel is used that <u>does not expect</u> adjacent vertices. This allows both with-adjacency/without-adjacency variants of the primitive to be submitted to the pipeline (via 3DPRIMITIVE) - the GS unit will silently discard any adjacent vertices and present the GS thread with only the internal object. When clear, adjacent vertices <u>will be passed</u> to the GS thread, as dictated by the incoming primitive type. Software should only clear this bit when a GS kernel is used that does expect adjacent vertices. E.g., if the GS kernel is compiled to expect a TRIANGLE_ADJ object, software must clear this bit. Software should also clear this bit if the GS kernel expects a POINT or PATCHLIST_n object (which don't have with-adjacency variants).</p> <p>The only hardware assistance is to allow the submission of a with-adjacency variant of a</p>	Project:	All	Format:	Enable														
Project:	All																		
Format:	Enable																		



3DSTATE_GS

		<p>primitive when operating with a GS kernel that expects the without-adjacency variant of the object. (E.g., when the GS kernel is compiled to expect a TRIANGLE object, software should set this bit just in case a TRILIST_ADJ is submitted to the pipeline.) Note that the GS unit is otherwise not aware of the object type that is expected by the GS kernel. It is up to software to ensure that the submitted primitive type (in 3DPRIMITIVE) is otherwise compatible with the object type expected by the GS kernel. (E.g., if the GS kernel expects a LINE_ADJ object, only LINELIST_ADJ or LINESTRIP_ADJ should be submitted, otherwise the GS kernel will produce unpredictable results.) Also note that it is possible to craft a GS kernel which can accept any object type that's thrown at it by first examining the PrimType passed in the payload and then using this info to correctly interpret the number of vertices passed in the payload.</p>													
	0	<p>GS Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>Specifies whether the GS stage is enabled or disabled (pass-through).</p>	Project:	All	Format:	Enable									
Project:	All														
Format:	Enable														
6	31	<p>Control Data Format</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>This field specifies the format of the control data header (if any).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>GSCTL_CUT</td><td>The control data header contains cut bits.</td></tr><tr><td>1h</td><td>GSCTL_SID</td><td>The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.</td></tr></tbody></table>	Project:	HSW	Format:	U1	Value	Name	Description	0h	GSCTL_CUT	The control data header contains cut bits.	1h	GSCTL_SID	The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.
Project:	HSW														
Format:	U1														
Value	Name	Description													
0h	GSCTL_CUT	The control data header contains cut bits.													
1h	GSCTL_SID	The control data header contains StreamID bits. . Output Topology must be set to POINTLIST, or behavior is UNDEFINED.													
	30:13	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ									
Project:	All														
Format:	MBZ														
	12:0	<p>Semaphore Handle</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>URBOffset[18:6]</td></tr></table> <p>This is the URB offset pointing to the first of the GS semaphore DWords in the URB. The size of the region is 256 DWs(16 - 512b URB entries). Software is responsible for allocating combined GS and/or HS semaphore Dwords in a single contiguous region of the URB. Software must also make sure the 3D pipeline is IDLE prior to allocating or deallocating the region. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region.</p>	Project:	HSW	Format:	URBOffset[18:6]									
Project:	HSW														
Format:	URBOffset[18:6]														



3DSTATE_CLIP

3DSTATE_CLIP			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINE
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	12h 3DSTATE_CLIP
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	02h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
1	31:21	Reserved	
		Project:	All
		Format:	MBZ
	20	Front Winding	
		Project:	All
		Determines whether a triangle object is considered "front facing" if the screen space vertex positions, when traversed in the order, result in a clockwise (CW) or counter-clockwise (CCW) winding order. Does not apply to points or lines.	
Value	Name	Description	Project



3DSTATE_CLIP

		0h		FRONTWINDING_CW	All															
		1h		FRONTWINDING_CCW	All															
19	Vertex Sub Pixel Precision Select			Project:	All															
	Format:			U1																
	Selects the number of fractional bits maintained in the vertex data																			
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td></td><td>8 sub pixel precision bits maintained</td></tr><tr><td>1h</td><td></td><td>4 sub pixel precision bits maintained</td></tr></tbody></table>			Value	Name	Description	0h		8 sub pixel precision bits maintained	1h		4 sub pixel precision bits maintained	Project							
Value	Name	Description																		
0h		8 sub pixel precision bits maintained																		
1h		4 sub pixel precision bits maintained																		
18	EarlyCull Enable			Project:	All															
	Format:			Enable																
	This field is used to enable/disable the EarlyCull function.																			
	<table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: Due to Hardware issue "EarlyCull" needs to be enabled only for the cases where the incoming primitive topology into the clipper guaranteed to be Trilist.</td><td>HSW:GT3:A, HSW:GT3:B</td></tr></tbody></table>			Note:	Project	Note: Due to Hardware issue "EarlyCull" needs to be enabled only for the cases where the incoming primitive topology into the clipper guaranteed to be Trilist.	HSW:GT3:A, HSW:GT3:B													
Note:	Project																			
Note: Due to Hardware issue "EarlyCull" needs to be enabled only for the cases where the incoming primitive topology into the clipper guaranteed to be Trilist.	HSW:GT3:A, HSW:GT3:B																			
17:16	Cull Mode			Project:	All															
	Format:			3D_CullMode																
	Controls removal (culling) of triangle objects based on orientation. The cull mode only applies to triangle objects and does not apply to lines, points or rectangles.																			
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>CULLMODE_BOTH</td><td>All triangles are discarded (i.e., no triangle objects are drawn)</td></tr><tr><td>1h</td><td>CULLMODE_NONE</td><td>No triangles are discarded due to orientation</td></tr><tr><td>2h</td><td>CULLMODE_FRONT</td><td>Triangles with a front-facing orientation are discarded</td></tr><tr><td>3h</td><td>CULLMODE_BACK</td><td>Triangles with a back-facing orientation are discarded</td></tr></tbody></table>			Value	Name	Description	0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)	1h	CULLMODE_NONE	No triangles are discarded due to orientation	2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded	3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded	Project	
Value	Name	Description																		
0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)																		
1h	CULLMODE_NONE	No triangles are discarded due to orientation																		
2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded																		
3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded																		
	<table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>Orientation determination is based on the setting of the Front Winding state.</td></tr></tbody></table>			Programming Notes	Orientation determination is based on the setting of the Front Winding state.															
Programming Notes																				
Orientation determination is based on the setting of the Front Winding state.																				
15:11	Reserved			Project:	All															
	Format:			MBZ																
10	Clipper Statistics Enable			Project:	All															
	Format:			Enable																



3DSTATE_CLIP

		This bit controls whether Clip-unit-specific statistics register(s) can be incremented.												
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>CL_INVOCATIONS_COUNT cannot increment</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>CL_INVOCATIONS_COUNT can increment</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	Disable	CL_INVOCATIONS_COUNT cannot increment	All	1h	Enable	CL_INVOCATIONS_COUNT can increment	All
Value	Name	Description	Project											
0h	Disable	CL_INVOCATIONS_COUNT cannot increment	All											
1h	Enable	CL_INVOCATIONS_COUNT can increment	All											
	9:8	Reserved												
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	7:0	User Clip Distance Cull Test Enable Bitmask This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept determination needs to be made (does not cause a must clip).DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.												
2	31	Clip Enable Specifies whether the CLIP function is enabled or disabled (pass-through).												
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable								
Project:	All													
Format:	Enable													
	30	API Mode Controls the definition of the NEAR clipping plane												
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>APIMODE_OGL</td><td>NEAR VP boundary == 0.0 (NDC)</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	APIMODE_OGL	NEAR VP boundary == 0.0 (NDC)	All				
Value	Name	Description	Project											
0h	APIMODE_OGL	NEAR VP boundary == 0.0 (NDC)	All											
	29	Reserved												
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ								
Project:	All													
Format:	MBZ													
	28	Viewport XY ClipTest Enable This field is used to control whether the Viewport X,Y extents are considered in VertexClipTest. See Tristrip Clipping Errata subsection.												
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable								
Project:	All													
Format:	Enable													
	27	Viewport Z ClipTest Enable This field is used to control whether the Viewport Z extents (near, far) are considered in VertexClipTest.												
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable								
Project:	All													
Format:	Enable													



3DSTATE_CLIP

26	Guardband ClipTest Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field is used to control whether the Guardband X,Y extents are considered in VertexClipTest for non-point objects. If the Guardband ClipTest is DISABLED but the Viewport XY ClipTest is ENABLED, ClipDetermination operates as if the Guardband were coincident with the Viewport. If both the Guardband and Viewport XY ClipTest are DISABLED, all vertices are considered "visible" with respect to the XY directions.</p>	Project:	All	Format:	Enable																										
Project:	All																														
Format:	Enable																														
25:24	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																										
Project:	All																														
Format:	MBZ																														
23:16	User Clip Distance Clip Test Enable Bitmask <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable[8]</td></tr></table> <p>This 8 bit mask field selects which of the 8 user clip distances against which trivial reject / trivial accept / must clip determination needs to be made. DX10 allows simultaneous use of ClipDistance and Cull Distance test of up to 8 distances.</p>	Project:	All	Format:	Enable[8]																										
Project:	All																														
Format:	Enable[8]																														
15:13	Clip Mode <table border="1"><tr><td>Project:</td><td>All</td></tr></table> <p>This field specifies a general mode of the CLIP unit, when the CLIP unit is ENABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>CLIPMODE_NORMAL</td><td>TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded</td><td>All</td></tr><tr><td>1h</td><td>Reserved</td><td></td><td>All</td></tr><tr><td>2h</td><td>Reserved</td><td></td><td>All</td></tr><tr><td>3h</td><td>CLIPMODE_REJECT_ALL</td><td>All objects are discarded</td><td>All</td></tr><tr><td>4h</td><td>CLIPMODE_ACCEPT_ALL</td><td>All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.</td><td>All</td></tr><tr><td>5h-7h</td><td>Reserved</td><td></td><td>All</td></tr></tbody></table>	Project:	All	Value	Name	Description	Project	0h	CLIPMODE_NORMAL	TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded	All	1h	Reserved		All	2h	Reserved		All	3h	CLIPMODE_REJECT_ALL	All objects are discarded	All	4h	CLIPMODE_ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.	All	5h-7h	Reserved		All
Project:	All																														
Value	Name	Description	Project																												
0h	CLIPMODE_NORMAL	TrivialAccept objects are passed down the pipeline, MustClip objects Clipped in the Fixed Function Clipper HW, TrivialReject and BAD objects are discarded	All																												
1h	Reserved		All																												
2h	Reserved		All																												
3h	CLIPMODE_REJECT_ALL	All objects are discarded	All																												
4h	CLIPMODE_ACCEPT_ALL	All objects (except BAD objects) are trivially accepted. This effectively disables the clip-test/clip-determination function. Note that the CLIP unit will still filter out adjacency information, which may be required since the SF unit does not accept primitives with adjacency.	All																												
5h-7h	Reserved		All																												
12:10	Reserved																														



3DSTATE_CLIP

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ															
Project:	All																				
Format:	MBZ																				
9	Perspective Divide Disable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Disable</td></tr></table> <p>This field disables the Perspective Divide function performed on homogeneous position read from the URB. This feature can be used by software to submit pre-transformed "screen-space" geometry for rasterization. This likely requires the W component of positions to contain "rhw" (aka 1/w) in order to support perspective-correct interpolation of vertex attributes. Likewise, the X,Y,Z components will likely be required to be X/W, Y/W, Z/W. Note that the device does not support clipping when perspective divide is disabled. Software must specify CLIPMODE_ACCEPT_ALL whenever it disables perspective divide. This implies that software must ensure that object positions are completely contained within the "guardband" screen-space limits imposed by the SF unit (e.g., by clipping in CPU SW before submitting the objects).</p>	Project:	All	Format:	Disable															
Project:	All																				
Format:	Disable																				
8	Non-Perspective Barycentric Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field enables computation of non-perspective barycentric parameters in the clipper, which are sent to SF unit in the must clip case. This field must be enabled if any non-perspective barycentric parameters are enabled in the Windower.</p>	Project:	All	Format:	Enable															
Project:	All																				
Format:	Enable																				
7:6	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ															
Project:	All																				
Format:	MBZ																				
5:4	Triangle Strip/List Provoking Vertex Select	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table> <p>This field selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex".</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td>Vertex 2</td><td>All</td></tr><tr><td>3h</td><td>Reserved</td><td>All</td></tr></tbody></table>	Project:	All	Format:	U2 enumerated type	Value	Name	Project	0h	Vertex 0	All	1h	Vertex 1	All	2h	Vertex 2	All	3h	Reserved	All
Project:	All																				
Format:	U2 enumerated type																				
Value	Name	Project																			
0h	Vertex 0	All																			
1h	Vertex 1	All																			
2h	Vertex 2	All																			
3h	Reserved	All																			
3:2	Line Strip/List Provoking Vertex Select	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table> <p>This field selects which vertex of a line (in a line strip or list primitive) is considered the</p>	Project:	All	Format:	U2 enumerated type															
Project:	All																				
Format:	U2 enumerated type																				



3DSTATE_CLIP

		"provoking vertex".															
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td>Reserved</td><td>All</td></tr><tr><td>3h</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Project	0h	Vertex 0	All	1h	Vertex 1	All	2h	Reserved	All	3h	Reserved	All
Value	Name	Project															
0h	Vertex 0	All															
1h	Vertex 1	All															
2h	Reserved	All															
3h	Reserved	All															
	1:0	Triangle Fan Provoking Vertex Select															
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table>	Project:	All	Format:	U2 enumerated type											
Project:	All																
Format:	U2 enumerated type																
		This field selects which vertex of a triangle (in a triangle fan primitive) is considered the "provoking vertex".															
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td>Vertex 2</td><td>All</td></tr><tr><td>3h</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Project	0h	Vertex 0	All	1h	Vertex 1	All	2h	Vertex 2	All	3h	Reserved	All
Value	Name	Project															
0h	Vertex 0	All															
1h	Vertex 1	All															
2h	Vertex 2	All															
3h	Reserved	All															
3	31:28	Reserved															
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ											
Project:	All																
Format:	MBZ																
	27:17	Minimum Point Width															
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U8.3 pixels</td></tr></table>	Project:	All	Format:	U8.3 pixels											
Project:	All																
Format:	U8.3 pixels																
		This value is used to clamp read-back PointWidth values.															
	16:6	Maximum Point Width															
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U8.3 pixels</td></tr></table>	Project:	All	Format:	U8.3 pixels											
Project:	All																
Format:	U8.3 pixels																
		This value is used to clamp read-back PointWidth values.															
	5	Force Zero RTAIndex Enable															
		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable											
Project:	All																
Format:	Enable																
		If set, the Clip unit will ignore the read-back RTAIndex and operate as if the value 0 was read-back. If clear, the read-back value is used.															
	4	Reserved															
		<table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All													
Project:	All																



3DSTATE_CLIP

		Format:	MBZ
3:0	Maximum VPIndex		
	Project:	All	
	Format:	U4-1 index value (# of viewports)	

This field specifies the maximum valid VPIndex value, corresponding to the number of active viewports. If the source of the VPIndex exceeds this maximum value, a VPIndex value of 0 is passed down the pipeline. Note that this clamping does not affect a VPIndex value stored in the URB.



3DSTATE_SF

3DSTATE_SF			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	13h 3DSTATE_SF
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	5h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
1	31:15	Reserved	
		Project:	HSW
		Format:	MBZ
	14:12	Depth Buffer Surface Format	
		Project:	All
		Format:	U3 Enumerated Type
Specifies the format of the depth buffer. This must exactly match the Surface Format programmed via 3DSTATE_DEPTH_BUFFER. The SF requires this information in order to compute Global Depth Bias.			



3DSTATE_SF

	Value	Name	Description	Project
	0h	D32_FLOAT_S8X24_UINT	D32_FLOAT_S8X24_UINT	All
	1h	D32_FLOAT	D32_FLOAT	All
	2h	D24_UNORM_S8_UINT	D24_UNORM_S8_UINT	All
	3h	D24_UNORM_X8_UINT	D24_UNORM_X8_UINT	HSW
	4h	Reserved	Reserved	All
	5h	D16_UNORM	D16_UNORM	All
	6h-7h	Reserved	Reserved	All
11	Legacy Global Depth Bias Enable			
	Project:	All		
	Format:	Enable		
	Enables the SF to use the Global Depth Offset Constant state unmodified. If this bit is not set, the SF will scale the Global Depth Offset Constant as described in section Error! Reference source not found. of this document.			
	Programming Notes			
	This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.			
10	Statistics Enable			
	Project:	All		
	Format:	Enable		
	If ENABLED, this FF unit will increment CL_PRIMITIVES_COUNT on behalf of the CLIP stage. If DISABLED, CL_PRIMITIVES_COUNT will be left unchanged.			
	Programming Notes			
	This bit should be set whenever clipping is enabled and the Statistics Enable bit is set in CLIP_STATE. It should be cleared if clipping is disabled or Statistics Enable in CLIP_STATE is clear.			
9	Global Depth Offset Enable Solid			
	Project:	All		
	Format:	Enable		
	Enables computation and application of Global Depth Offset for SOLID objects.			
	Programming Notes			
	This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.			
8	Global Depth Offset Enable Wireframe			
	Project:	All		
	Format:	Enable		
	Enables computation and application of Global Depth Offset when triangles are rendered in WIREFRAME mode.			



3DSTATE_SF

Programming Notes

This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.

7 Global Depth Offset Enable Point

Project:	All
Format:	Enable

Enables computation and application of Global Depth Offset when triangles are rendered in POINT mode.

Programming Notes

This bit should be set whenever non zero depth bias (Slope, Bias) values are used. Setting this bit may have some degradation of performance for some workloads.

6:5 FrontFace Fill Mode

Project:	All
Format:	U2 enumerated type

This state controls how front-facing triangle and rectangle objects are rendered.

Value	Name	Description	Project
0h	SOLID	Any triangle or rectangle object found to be front-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.	All
1h	WIREFRAME	Any triangle object found to be front-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).	All
2h	POINT	Any triangle object found to be front-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).NOTE: If the triangle is clipped, points will not be rendered at clip-inserted vertices. Point will only be rendered at original vertices (if visible).	
3h	Reserved		

4:3 BackFace Fill Mode

Project:	All
Format:	U2 enumerated type

This state controls how back-facing triangle and rectangle objects are rendered.

Value	Name	Description	Project
0h	SOLID	Any triangle or rectangle object found to be back-facing is rendered as a solid object. This setting is required when rendering rectangle (RECLIST) objects.	All
1h	WIREFRAME	Any triangle object found to be back-facing is rendered as a series of lines along the triangle boundaries (as determined by the topology type and controlled by the vertex EdgeFlags).	All



3DSTATE_SF

		2h	POINT	Any triangle object found to be back-facing is rendered as a set of point primitives at the triangle vertices (as determined by the topology type and controlled by the vertex EdgeFlags).NOTE: If the triangle is clipped, points will not be rendered at clip-inserted vertices. Point will only be rendered at original vertices (if visible).	
		3h	Reserved		
2	Reserved	Project:	All		
		Format:	MBZ		
1	View Transform Enable	Project:	All		
		Format:	Enable		
		This bit controls the Viewport Transform function.			
0	Front Winding	Project:	All		
		Determines whether a triangle object is considered "front facing" if the screen space vertex positions, when traversed in the order, result in a clockwise (CW) or counter-clockwise (CCW) winding order. Does not apply to points or lines.			
2	Anti-Aliasing Enable	Project:	All		
		Format:	Enable		
		This field enables "alpha-based" line anti-aliasing.			
		Programming Notes			
		This field must be disabled if any of the render targets have integer (UINT or SINT) surface format.			
30:29	Cull Mode	Project:	All		
		Format:	3D_CullMode		
		Controls removal (culling) of triangle objects based on orientation. The cull mode only applies to triangle objects and does not apply to lines, points or rectangles.			
Value	Name	Description			Project
0h	CULLMODE_BOTH	All triangles are discarded (i.e., no triangle objects are drawn)			All
1h	CULLMODE_NONE	No triangles are discarded due to orientation			All
2h	CULLMODE_FRONT	Triangles with a front-facing orientation are discarded			All
3h	CULLMODE_BACK	Triangles with a back-facing orientation are discarded			All



3DSTATE_SF

Programming Notes								
Orientation determination is based on the setting of the Front Winding state.								
28	Reserved	Project:	All					
27:18	Line Width	Project:	All					
	Format:	U3.7						
	Range: [0.0, 7.9921875]							
	Controls width of line primitives. Setting a Line Width of 0.0 specifies the rasterization of the "thinnest" (one-pixel-wide), non-antialiased lines. Note that this effectively overrides the effect of AAEnable (though the AAEnable state variable is not modified).							
Programming Notes								
	Software must not program a value of 0.0 when running in MSRASTMODE_ON_xxx modes - zero-width lines are not available when multisampling rasterization is enabled.							
17:16	Line End Cap Antialiasing Region Width	Project:	All					
	Format:	U2						
	This field specifies the distances over which the coverage of anti-aliased line end caps are computed.							
15	Reserved	Project:	All					
	Format:	MBZ						
14	Line Stipple Enable	Project:	DevHSW+					
	Format:	Enable						
	Enables the Line Stipple function.							
Programming Notes								
	This bit must be programmed in the same way as in WM_STATE Line Stipple Enable bit.							
13	Reserved	Project:	All					



3DSTATE_SF

12	Reserved	
	Project: All	
11	Scissor Rectangle Enable	
	Project: All	
	Format: Enable	
	Enables operation of Scissor Rectangle.	
10	RT Independent Rasterization Enable	
	Project: DevHSW+	
	Format: Enable	
	Enables Render Target Independent Rasterization. Essentially hardware must use 3DSTATE_RAST_MULTISAMPLE state data for computing coverage masks. If this bit is disabled, 3DSTATE_MULTISAMPLE state data is used for coverage mask computation. When this bit is set, SFUnit must extend the bounding box and disable zero pixel and 2X2 pixel triangle filters.	
	Programming Notes	
	This bit is a copy of the RT Independent Rasterization Enable field in WM state. Any state restrictions that are there in WM state applies in SF state also.	
9:8	Multisample Rasterization Mode	
	Project: All	
	Format: U2 enumerated type	
	This state is duplicated in 3DSTATE_WM and both must be set to the same value. See the field in 3DSTATE_WM for definition details.	
7:0	Reserved	
	Project: All	
	Format: MBZ	
3	Last Pixel Enable	
	Project: All	
	Format: Enable	
	If ENABLED, the last pixel of a diamond line will be lit. This state will only affect the rasterization of Diamond lines (will not affect wide lines or anti-aliased lines).	
	Programming Notes	
	Last pixel is applied to all lines of a LINELIST, and only the last line of a LINESTRIP.	
30:29	Triangle Strip/List Provoking Vertex Select	
	Project: All	
	Format: 0-based vertex index	
	Selects which vertex of a triangle (in a triangle strip or list primitive) is considered the "provoking vertex". Used for flat shading of primitives. Does current implementation send provoking vertex	



3DSTATE_SF

	first?																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td>Vertex 2</td><td>All</td></tr><tr><td>3h</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Project	0h	Vertex 0	All	1h	Vertex 1	All	2h	Vertex 2	All	3h	Reserved	All					
Value	Name	Project																				
0h	Vertex 0	All																				
1h	Vertex 1	All																				
2h	Vertex 2	All																				
3h	Reserved	All																				
28:27	Line Strip/List Provoking Vertex Select																					
	Project:	All																				
	Format:	0-based vertex index																				
	Selects which vertex of a line (in a line strip or list primitive) is considered the "provoking vertex".																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td></td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td></td><td>Reserved</td><td>All</td></tr><tr><td>3h</td><td></td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		Vertex 0	All	1h		Vertex 1	All	2h		Reserved	All	3h		Reserved	All
Value	Name	Description	Project																			
0h		Vertex 0	All																			
1h		Vertex 1	All																			
2h		Reserved	All																			
3h		Reserved	All																			
26:25	Triangle Fan Provoking Vertex Select																					
	Project:	All																				
	Format:	0-based vertex index																				
	Selects which vertex of a triangle (in a triangle fan primitive) is considered the "provoking vertex".																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Vertex 0</td><td>All</td></tr><tr><td>1h</td><td>Vertex 1</td><td>All</td></tr><tr><td>2h</td><td>Vertex 2</td><td>All</td></tr><tr><td>3h</td><td>Reserved</td><td>All</td></tr></tbody></table>	Value	Name	Project	0h	Vertex 0	All	1h	Vertex 1	All	2h	Vertex 2	All	3h	Reserved	All					
Value	Name	Project																				
0h	Vertex 0	All																				
1h	Vertex 1	All																				
2h	Vertex 2	All																				
3h	Reserved	All																				
24:15	Reserved																					
	Project:	All																				
	Format:	MBZ																				
14	AA Line Distance Mode																					
	Project:	All																				
	Format:	U1																				
	This bit controls the distance computation for antialiased lines.																					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>1h</td><td>AALINEDISTANCE_TRUE</td><td>True distance computation. This is the normal setting which should yield WHQL compliance.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	1h	AALINEDISTANCE_TRUE	True distance computation. This is the normal setting which should yield WHQL compliance.	All												
Value	Name	Description	Project																			
1h	AALINEDISTANCE_TRUE	True distance computation. This is the normal setting which should yield WHQL compliance.	All																			
13	Reserved																					
	Project:	All																				



3DSTATE_SF

		Format:	MBZ
12	Vertex Sub Pixel Precision Select		
	Project:	All	
	Format:	U1	
Selects the number of fractional bits maintained in the vertex data			
	Value	Name	Description
	0h	Disable	8 sub pixel precision bits maintained
	1h	Enable	4 sub pixel precision bits maintained
11	Use Point Width State		
	Project:	All	
	Format:	U1	
Controls whether the point width passed on the vertex or from state is used for rendering point primitives.			
	Value	Name	Description
	0h		Use Point Width on Vertex
	1h		Use Point Width from State
10:0	Point Width		
	Project:	All	
	Format:	U8.3	
Range: [0.125, 255.875] pixels			
This field specifies the size (width) of point primitives in pixels. This field is overridden (though not overwritten) whenever point width information is passed in the FVF			
4	31:0	Global Depth Offset Constant	
	Project:	All	
	Format:	IEEE_FP	
Specifies the constant term in the Global Depth Offset function.			
5	31:0	Global Depth Offset Scale	
	Project:	All	
	Format:	IEEE_FP	
Specifies the scale term used in the Global Depth Offset function.			
6	31:0	Global Depth Offset Clamp	
	Project:	All	
	Format:	IEEE_FP	
Specifies the clamp term used in the Global Depth Offset function.			



3DSTATE_SF

--	--



3DSTATE_WM

3DSTATE_WM			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	14h 3DSTATE_WM
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	01h Excludes DWord (0,1)
		Project:	All
		Format:	=n
	Total Length - 2		
1	31	Statistics Enable	
		Project:	All
		Format:	Enable
	If ENABLED, the Windower and pixel pipeline will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. See Statistics Gathering.		
	30	Depth Buffer Clear	



3DSTATE_WM

	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>When set, the depth buffer is initialized as a side-effect of rendering pixels.</p>	Project:	All	Format:	Enable
Project:	All				
Format:	Enable				
Programming Notes					
<p>If this field is enabled,</p> <ol style="list-style-type: none">2. the Depth Test Enable field in DEPTH_STENCIL_STATE must be disabled.3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set.4. 3DSTATE_DEPTH_BUFFER::Stencil Write Enable must be set if 3DSTATE_STENCIL_BUFFER::Stencil buffer enable is set. Additionally the following must be set to the correct values.<ol style="list-style-type: none">2. DEPTH_STENCIL_STATE::Stencil Write Mask must be 0xFF3. DEPTH_STENCIL_STATE::Stencil Test Mask must be 0xFF4. DEPTH_STENCIL_STATE::Back Face Stencil Write Mask must be 0xFF5. DEPTH_STENCIL_STATE::Back Face Stencil Test Mask must be 0xFF <p>Refer to section 0 "Depth Buffer Clear" for additional restrictions when this field is enabled. If this field is enabled, Pixel Shader Kill Pixel must be disabled.</p>					

29	Thread Dispatch Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit, if set, indicates that it is possible for a PS thread to modify a render target, i.e., at least one render target is enabled (is not of type SURFTYPE_NULL and has at least one channel enabled for writes) and the PS kernel contains a code path that may issue a write to that/those enabled RTs.</p>	Project:	All	Format:	Enable
Project:	All				
Format:	Enable				
Programming Notes					
<p>This bit is used for performance optimizations and does not directly control writing to render targets. If this bit is DISABLED, no pixel shader threads will be dispatched. For correct behavior, this bit must be set consistently with the behavior of the PS kernel, i.e. if this bit is DISABLED the PS kernel must not write color or depth to any render targets. If this field is disabled, Pixel Shader Kill Pixel must be disabled.</p>					



3DSTATE_WM

28	Depth Buffer Resolve Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable	<p>When set, the depth buffer is made to be consistent with the hierarchical depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer is to be used as a surface outside of the 3D rendering operation.</p>
Project:	All						
Format:	Enable						
	Programming Notes	<p>If this field is enabled,</p> <ol style="list-style-type: none">2. the Depth Buffer Clear and Hierarchical Depth Buffer Resolve Enable fields must both be disabled.3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. <p>Refer to section 11.5.4.2 "Depth Buffer Resolve" for additional restrictions when this field is enabled. If Hierarchical Depth Buffer Enable is disabled, enabling this field will have no effect.</p>					
27	Hierarchical Depth Buffer Resolve Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable	<p>When set, the hierarchical depth buffer is made to be consistent with the depth buffer as a side-effect of rendering pixels. This is intended to be used when the depth buffer has been modified outside of the 3D rendering operation.</p>
Project:	All						
Format:	Enable						
	Programming Notes	Project	<p>If this field is enabled,</p> <ol style="list-style-type: none">2. the Depth Buffer Clear and Depth Buffer Resolve Enable fields must both be disabled.3. 3DSTATE_DEPTH_BUFFER::Depth Write Enable must be set. <p>Refer to section 11.5.4.3 "Hierarchical Depth Buffer Resolve" for additional restrictions when this field is enabled. If Hierarchical Depth Buffer Enable is disabled, enabling this field will have no effect. Performance Note: expect the hierarchical depth buffer's impact on performance to be reduced for some period of time after this operation is performed, as the hierarchical depth buffer is initialized to a state that makes it ineffective. Further rendering will tend to bring the hierarchical depth buffer back to a more effective state.</p>				



3DSTATE_WM

		Software needs to do an ambiguate after allocating the surface for the first time if the depth buffer width and height are NOT aligned to 8 and 4 respectively.	HSW				
		Software needs to align the Depth buffer width to a mutiple of 8 and height to a mutiple of 4 while doing the HZ buffer resolve.	HSW				
26	Legacy Diamond Line Rasterization	Project: Format:	All Enable				
		This bit, if ENABLED, indicates that the Windower will rasterize zero width lines using the DX9 rasterization rules. If DISABLED, the Windower will rasterize zero width lines using the DX10 rasterization rules (see Strips Fans chapter).					
25	Pixel Shader Kill Pixel	Project: Format:	All Enable				
		This bit, if ENABLED, indicates that the PS kernel or color calculator has the ability to kill (discard) pixels or samples, other than due to depth or stencil testing. This bit is required to be ENABLED in the following situations:					
		<ul style="list-style-type: none">The API pixel shader program contains "killpix" or "discard" instructions, or other code in the pixel shader kernel that can cause the final pixel mask to differ from the pixel mask received on dispatch.A sampler with chroma key enabled with kill pixel mode is used by the pixel shader.Any render target has Alpha Test Enable or AlphaToCoverage Enable enabled.The pixel shader kernel generates and outputs oMask.					
		Note: As ClipDistance clipping is fully supported in hardware and therefore not via PS instructions, there should be no need to ENABLE this bit <u>due to ClipDistance clipping</u> .					
24:23	Pixel Shader Computed Depth Mode	Project: Format:	HSW U2 Enumerated Type				
		This field specifies the computed depth mode for the pixel shader.					
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead></table>	Value	Name	Description	Project	
Value	Name	Description	Project				



3DSTATE_WM

		0h	PSCDEPTH_OFF	Pixel shader does not compute depth	All			
		1h	PSCDEPTH_ON	Pixel shader computes depth with no guarantee as to its value	All			
		2h	PSCDEPTH_ON_GE	Pixel shader computes depth and guarantees that oDepth >= SourceDepth	All			
		3h	PSCDEPTH_ON_LE	Pixel shader computes depth and guarantees that oDepth <= SourceDepth	All			
	Programming Notes							
	When bit 5 is set in WM_STATE(i.e. RT independent rasterization is enabled), this field can not be programmed to values: 2h or 3h.							
22:21	Early Depth/Stencil Control							
	Project:		HSW					
	Format:		U2 Enumerated Type					
	This field specifies the behavior of early depth/stencil test.							
	Value	Name	Description		Project			
	0h	EDSC_NORMAL	Depth/Stencil Test/Write behaves as if it happens post-shader, however the pixel shader is not necessarily executed if the pixel fails depth or stencil test (this is the legacy behavior)		All			
	1h	EDSC_PSEEXEC	Depth/Stencil Test/Write behaves as if it happens post-shader, and the pixel shader is executed if the pixel fails depth or stencil test (although pre-shader actions such as primitive inclusion, stipple, etc. will still cause the shader not to execute)		All			
	2h	EDSC_PREPS	Depth/Stencil Test/Write behaves as if it happens pre-shader. The pixel shader is not executed if the pixel fails depth or stencil test. Depth and stencil writes occur even if the pixel is killed by the shader or post-shader by alpha test, etc. Depth output by the pixel shader is ignored.		All			
	3h	Reserved						
	Programming Notes							
	If EDSC_PSEEXEC mode is selected, Thread Dispatch Enable must be set.							
20	Pixel Shader Uses Source Depth							
	Project:		All					
	Format:		Enable					
	This bit, if ENABLED, indicates that the PS kernel requires the source depth value (vPos.z) to be passed in the payload. The source depth value is interpolated according to the Position ZW Interpolation Mode state.							
19	Pixel Shader Uses Source W							



3DSTATE_WM

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit, if ENABLED, indicates that the PS kernel requires the interpolated source W value (vPos.w) to be passed in the payload. The W value is interpolated according to the Position ZW Interpolation Mode state.</p>	Project:	All	Format:	Enable																				
Project:	All																									
Format:	Enable																									
18:17	Position ZW Interpolation Mode	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 Enumerated Type</td></tr></table> <p>This field elects "interpolation mode" associated with the Position Z (source depth) and W coordinates passed in the PS payload when the PS requires Position as input. This field does not determine whether these coordinates are actually included in the payload (see Pixel Shader Requires Depth, Pixel Shader Requires W).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>INTERP_PIXEL</td><td>Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)</td><td>All</td></tr><tr><td>1h</td><td>Reserved</td><td></td><td>All</td></tr><tr><td>2h</td><td>INTERP_CENTROID</td><td></td><td>All</td></tr><tr><td>3h</td><td>INTERP_SAMPLE</td><td></td><td>All</td></tr></tbody></table>	Project:	All	Format:	U2 Enumerated Type	Value	Name	Description	Project	0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)	All	1h	Reserved		All	2h	INTERP_CENTROID		All	3h	INTERP_SAMPLE		All
Project:	All																									
Format:	U2 Enumerated Type																									
Value	Name	Description	Project																							
0h	INTERP_PIXEL	Evaluate Z & W at the pixel center or UL corner (as specified by Pixel Location of 3DSTATE_MULTISAMPLE)	All																							
1h	Reserved		All																							
2h	INTERP_CENTROID		All																							
3h	INTERP_SAMPLE		All																							
		<table border="1"><tr><th>Programming Notes</th></tr><tr><td>When bit 5 is set in WM_STATE, value of 3h is not defined for this field. Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.</td></tr></table>	Programming Notes	When bit 5 is set in WM_STATE, value of 3h is not defined for this field. Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.																						
Programming Notes																										
When bit 5 is set in WM_STATE, value of 3h is not defined for this field. Programming Note: When bit 5 in dword 1 (RT Independent Rasterization Enable) is set and bit 30 in dword 2 (PS UAV-only) is not set in WM_STATE, value of 3h is not defined for this field.																										
16:11	Barycentric Interpolation Mode	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable[6]</td></tr></table> <p>Controls which barycentric interpolation terms must be passed into the pixel shader kernel.</p> <p>Bit 0: Perspective Pixel Location barycentric is required Bit 1: Perspective Centroid barycentric is required Bit 2: Perspective Sample barycentric is required Bit 3: Non-perspective Pixel Location barycentric is required Bit 4: Non-perspective Centroid barycentric is required Bit 5: Non-perspective Sample barycentric is required</p> <table border="1"><tr><th>Programming Notes</th><th>Project</th></tr><tr><td>If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the Pixel Location state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.</td><td></td></tr></table>	Project:	All	Format:	Enable[6]	Programming Notes	Project	If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the Pixel Location state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.																	
Project:	All																									
Format:	Enable[6]																									
Programming Notes	Project																									
If contiguous dispatch modes are enabled, only bit 3 (non-perspective pixel location) can be set, all other bits in this field must be zero. Pixel Location below refers to either the upper left corner or pixel center depending on the Pixel Location state of 3DSTATE_MULTISAMPLING). MSDISPMODE_PERSAMPLE is required in order to select Perspective Sample or Non-perspective Sample barycentric coordinates.																										



3DSTATE_WM

		When Centroid Barycentric mode is required, HW may produce incorrect interpolation results when a 2X2 pixels have unlit pixels.																					
		When RT Independent Rasterization Enable(bit 5) is set, Centroid Barycentric may produce incorrect results for NUM_RASTSAMPLES_2 and NUM_RASTSAMPLES_16.	HSW																				
10	Pixel Shader Uses Input Coverage Mask	Project: Format:	All Enable																				
	This bit, if ENABLED, indicates that the PS kernel requires the input coverage mask to be passed in the payload.																						
9:8	Line End Cap Antialiasing Region Width	Project: Format:	All U2																				
	This field specifies the distances over which the coverage of anti-aliased line end caps are computed.																						
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>0.5 pixels</td><td>All</td></tr><tr><td>1h</td><td></td><td>1.0 pixels</td><td>All</td></tr><tr><td>2h</td><td></td><td>2.0 pixels</td><td>All</td></tr><tr><td>3h</td><td></td><td>4.0 pixels</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		0.5 pixels	All	1h		1.0 pixels	All	2h		2.0 pixels	All	3h		4.0 pixels	All	
Value	Name	Description	Project																				
0h		0.5 pixels	All																				
1h		1.0 pixels	All																				
2h		2.0 pixels	All																				
3h		4.0 pixels	All																				
7:6	Line Antialiasing Region Width	Project: Format:	All U2																				
	This field specifies the distance over which the anti-aliased line coverage is computed.																						
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td></td><td>0.5 pixels</td><td>All</td></tr><tr><td>1h</td><td></td><td>1.0 pixels</td><td>All</td></tr><tr><td>2h</td><td></td><td>2.0 pixels</td><td>All</td></tr><tr><td>3h</td><td></td><td>4.0 pixels</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h		0.5 pixels	All	1h		1.0 pixels	All	2h		2.0 pixels	All	3h		4.0 pixels	All	
Value	Name	Description	Project																				
0h		0.5 pixels	All																				
1h		1.0 pixels	All																				
2h		2.0 pixels	All																				
3h		4.0 pixels	All																				
5	RT Independent Rasterization Enable	Project: Format:	DevHSW+ Enable																				
	Enables Render Target Independent Rasterization. Essentially hardware must use 3DSTATE_RAST_MULTISAMPLE state data for computing coverage masks. If this bit is disabled, 3DSTATE_MULTISAMPLE state data is used for coverage mask computation. When this bit is set, depth test/write and stencil test/write must be disabled in the Depth-Stencil state.																						
		<table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: This feature is NOT SUPPORTED and therefore this bit must not be set.</td><td>DevHSW:GT3:A0</td></tr></tbody></table>	Note:	Project	Note: This feature is NOT SUPPORTED and therefore this bit must not be set.	DevHSW:GT3:A0																	
Note:	Project																						
Note: This feature is NOT SUPPORTED and therefore this bit must not be set.	DevHSW:GT3:A0																						



3DSTATE_WM

4	Polygon Stipple Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>Enables the Polygon Stipple function.</p>	Project:	All	Format:	Enable											
Project:	All																
Format:	Enable																
3	Line Stipple Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>Enables the Line Stipple function.</p>	Project:	All	Format:	Enable											
Project:	All																
Format:	Enable																
2	Point Rasterization Rule	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>3D_RasterizationRule</td></tr></table>	Project:	All	Format:	3D_RasterizationRule											
Project:	All																
Format:	3D_RasterizationRule																
		<p>This field specifies the rasterization rules to be applied whenever the edges of a point primitive fall exactly on a pixel sampling point.</p>															
1:0	Multisample Rasterization Mode	<table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All													
Project:	All																
<table border="1"><tr><td>Format:</td><td>U2 enumerated type</td></tr></table>	Format:	U2 enumerated type															
Format:	U2 enumerated type																
		<p>This field determines whether multisample rasterization is turned on/off, and how the pixel sample point(s) are defined. Software sets this according to the API, the API's multisample enable state setting (if any), and whether 1X or 4X MSRTs are bound. This state is duplicated in 3DSTATE_SF and both must be set to the same value. Refer to the "Multisampling" section for details on the settings of this field.</p>															
	<table border="1"><tr><td>Value</td><td>Name</td><td>Project</td></tr><tr><td>0h</td><td>MSRASTMODE_OFF_PIXEL</td><td>All</td></tr><tr><td>1h</td><td>MSRASTMODE_OFF_PATTERN</td><td>All</td></tr><tr><td>2h</td><td>MSRASTMODE_ON_PIXEL</td><td>All</td></tr><tr><td>3h</td><td>MSRASTMODE_ON_PATTERN</td><td>All</td></tr></table>	Value	Name	Project	0h	MSRASTMODE_OFF_PIXEL	All	1h	MSRASTMODE_OFF_PATTERN	All	2h	MSRASTMODE_ON_PIXEL	All	3h	MSRASTMODE_ON_PATTERN	All	
Value	Name	Project															
0h	MSRASTMODE_OFF_PIXEL	All															
1h	MSRASTMODE_OFF_PATTERN	All															
2h	MSRASTMODE_ON_PIXEL	All															
3h	MSRASTMODE_ON_PATTERN	All															
<table border="1"><tr><td>Programming Notes</td><td>Project</td></tr></table>	Programming Notes	Project															
Programming Notes	Project																
	<p>When Number of Multisamples == NUMSAMPLES_1 and RTIR is disabled, this field must not be set to MSRASTMODE_xxx_PATTERN.</p> <p>When Number of Rast Multisamples == NUMSAMPLES_1 and RTIR is enabled, this</p>	HSW															



3DSTATE_WM

		field must not be set to MSRASTMODE_xxx_PATTERN.																					
2	31	<p>Multisample Dispatch Mode</p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U1 Enumerated Type</td> </tr> </table> <p>This bit, along with Number of Multisamples, determines how PS threads are dispatched. Software programs this bit depending on the per-pixel v.s per-sample PS execution requirement. When RT Independent Rasterization Enable = 1, value of 0h for this field is not allowed.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: left; padding: 2px;">Description</th> <th style="text-align: left; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">MSDISPMODE_PERSAMPLE</td> <td style="padding: 2px;">This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.</td> <td style="padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">MSDISPMODE_PERPIXEL</td> <td style="padding: 2px;">This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.</td> <td style="padding: 2px;">All</td> </tr> </tbody> </table>	Project:	All	Format:	U1 Enumerated Type	Value	Name	Description	Project	0h	MSDISPMODE_PERSAMPLE	This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.	All	1h	MSDISPMODE_PERPIXEL	This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.	All					
Project:	All																						
Format:	U1 Enumerated Type																						
Value	Name	Description	Project																				
0h	MSDISPMODE_PERSAMPLE	This is the high-quality DX10.1 multisample mode where (over and above PERPIXEL mode) the PS is run for each covered sample. This mode is also used for "normal" non-multisample rendering (aka 1X), given Number of Multisamples is programmed to NUMSAMPLES_1.	All																				
1h	MSDISPMODE_PERPIXEL	This is the classic multisample mode of operation, typically used for both antialiasing and transparency. Setup and rasterization operate in full multisample mode, testing coverage and depth/stencil test at the sample level but only running the PS once per pixel.	All																				
	30	<p>PS UAV-only</p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>U1</td> </tr> </table> <p>This field is set when PS accesses UAV and does not output to render target.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; padding: 2px;">Value</th> <th style="text-align: left; padding: 2px;">Name</th> <th style="text-align: left; padding: 2px;">Description</th> <th style="text-align: left; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">OFF</td> <td style="padding: 2px;">PS outputs RT</td> <td style="padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">ON</td> <td style="padding: 2px;">PS does not output RT and has a UAV access.</td> <td style="padding: 2px;">All</td> </tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; padding: 2px;">Note:</td> <td style="text-align: center; padding: 2px;">Project</td> </tr> <tr> <td style="padding: 2px;">Note: This feature is NOT SUPPORTED and therefore this bit must not be set.</td> <td style="padding: 2px;">DevHSW:GT3:A0</td> </tr> </table>	Project:	HSW	Format:	U1	Value	Name	Description	Project	0h	OFF	PS outputs RT	All	1h	ON	PS does not output RT and has a UAV access.	All	Note:	Project	Note: This feature is NOT SUPPORTED and therefore this bit must not be set.	DevHSW:GT3:A0	
Project:	HSW																						
Format:	U1																						
Value	Name	Description	Project																				
0h	OFF	PS outputs RT	All																				
1h	ON	PS does not output RT and has a UAV access.	All																				
Note:	Project																						
Note: This feature is NOT SUPPORTED and therefore this bit must not be set.	DevHSW:GT3:A0																						
	29:0	<p>Reserved</p> <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ																	
Project:	HSW																						
Format:	MBZ																						



3DSTATE_CONSTANT_VS

3DSTATE_CONSTANT_VS		
DWord	Bit	Description
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets pointers to the push constants for VS unit. The constant data pointed to by this command is loaded into the VS unit's push constant buffer (PCB).		
Programming Notes		Project
[DevHSW+] A 3DSTATE_GATHER_VS command must be dispatched along with any 3DSTATE_CONSTANT_VS command when Gather Pool is enabled within a batch buffer.		DevHSW+
Note:		Project
Note: A dummy 3DPRIMITIVE (zero vertices) command must be executed prior to any 3DSTATE_CONSTANT_* command in a command buffer. This programming must not be done when Resource Streamer is enabled with Gather Pool Enabled, as the same issue exists for programming 3DSATE_GATHER_CONSTANT_* command which also suffices for 3DSTATE_CONSTANT_* command. 3DPRIMITIVE – To ensure resource streamer initiates produce prior to next command Indirect Parameter Enable = 0 UAV Coherency Required = 0 Predicate Enable = 0 End Offset Enable = 0 Vertex Access Type = SEQUENTIAL Primitive Topology Type = 3DPRIM_POINTLIST Vertex Count Per Instance = 0 Start Vertex Location = 0 Instance Count = 0 Start Instance Location = 0 Base Vertex Location = 0 Example: 3DPRIMITIVE //Dummy 3DPRIMITIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_VS . .//Other state commands and no 3DPRIMITVE command. 3DPRIMTIVE //Dummy 3DPRIMTIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_PS 3DPRIMTIVE //Legitimate 3DPRIMTIVE command		HSW



3DSTATE_CONSTANT_VS

0 1..6 Project: DevHSW	31:29	Command Type					
		Default Value: 3h GFXPIPE Format: OpCode					
	28:27	Command SubType					
		Default Value: 3h GFXPIPE_3D Format: OpCode					
	26:24	3D Command Opcode					
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode					
	23:16	3D Command Sub Opcode					
		Default Value: 15h 3DSTATE_CONSTANT_VS Format: OpCode					
	15:8	Reserved					
		Project: HSW Format: MBZ					
	7:0	DWord Length					
		Project: All Format: =n Total Length - 2					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; color: blue;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center; color: blue;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5h</td> <td>Excludes DWord (0,1) [Default]</td> <td style="text-align: center;">HSW</td> </tr> </tbody> </table>	Value	Name	Project	5h	Excludes DWord (0,1) [Default]
Value	Name	Project					
5h	Excludes DWord (0,1) [Default]	HSW					
191:0	Constant Body						
	Project: HSW Format: 3DSTATE_CONSTANT(Body) Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS						



3DSTATE_CONSTANT_GS

3DSTATE_CONSTANT_GS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets pointers to the push constants for the GS unit. The constant data pointed to by this command will be loaded into the GS unit's push constant buffer (PCB).		
Programming Notes		Project
[DevHSW+]: A 3DSTATE_GATHER_GS command must be dispatched along with any 3DSTATE_CONSTANT_GS command when the Gather Pool is enabled within a batch buffer.		DevHSW+
Note:		Project
Note: A dummy 3DPRIMITIVE (zero vertices) command must be executed prior to any 3DSTATE_CONSTANT_* command in a command buffer. This programming must not be done when Resource Streamer is enabled with Gather Pool Enabled, as the same issue exists for programming 3DSATE_GATHER_CONSTANT_* command which also suffices for 3DSTATE_CONSTANT_* command. 3DPRIMITIVE – To ensure resource streamer initiates produce prior to next command Indirect Parameter Enable = 0 UAV Coherency Required = 0 Predicate Enable = 0 End Offset Enable = 0 Vertex Access Type = SEQUENTIAL Primitive Topology Type = 3DPRIM_POINTLIST Vertex Count Per Instance = 0 Start Vertex Location = 0 Instance Count = 0 Start Instance Location = 0 Base Vertex Location = 0 Example: 3DPRIMITIVE //Dummy 3DPRIMITIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_VS . .//Other state commands and no 3DPRIMITVE command. 3DPRIMTIVE //Dummy 3DPRIMTIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_PS 3DPRIMTIVE //Legitimate 3DPRIMTIVE command		HSW



3DSTATE_CONSTANT_GS

0	31:29	Command Type						
		Default Value: 3h GFXPIPE Format: OpCode						
28:27	Command SubType							
	Default Value: 3h GFXPIPE_3D Format: OpCode							
26:24	3D Command Opcode							
	Default Value: 0h 3DSTATE_PIPELINED Format: OpCode							
23:16	3D Command Sub Opcode							
	Default Value: 16h 3DSTATE_CONSTANT_GS Format: OpCode							
15	Reserved							
	Project: All Format: MBZ							
14:8	Reserved							
	Project: HSW Format: MBZ							
7:0	DWord Length							
	Project: All Format: =n Total Length - 2							
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left; color: blue;">Value</th> <th style="text-align: left; color: blue;">Name</th> <th style="text-align: left; color: blue;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: left;">5h</td> <td style="text-align: left;">Excludes DWord (0,1) [Default]</td> <td style="text-align: left;">HSW</td> </tr> </tbody> </table>		Value	Name	Project	5h	Excludes DWord (0,1) [Default]	HSW
Value	Name	Project						
5h	Excludes DWord (0,1) [Default]	HSW						
1..6 Project: DevHSW	191:0	Constant Body						
		Project: HSW Format: 3DSTATE_CONSTANT(Body)						
Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS								



3DSTATE_CONSTANT_PS

3DSTATE_CONSTANT_PS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets pointers to the push constants for the PS unit. The constant data pointed to by this command is loaded into the PS unit's push constant buffer (PCB).		
Programming Notes		Project
[DevHSW+]: A 3DSTATE_GATHER_PS command must be dispatched along with any 3DSTATE_CONSTANT_PS command when the Gather Pool is enabled within a batch buffer.		DevHSW+
Note:		Project
Note: A dummy 3DPRIMITIVE (zero vertices) command must be executed prior to any 3DSTATE_CONSTANT_* command in a command buffer. This programming must not be done when Resource Streamer is enabled with Gather Pool Enabled, as the same issue exists for programming 3DSATE_GATHER_CONSTANT_* command which also suffices for 3DSTATE_CONSTANT_* command. 3DPRIMITIVE – To ensure resource streamer initiates produce prior to next command Indirect Parameter Enable = 0 UAV Coherency Required = 0 Predicate Enable = 0 End Offset Enable = 0 Vertex Access Type = SEQUENTIAL Primitive Topology Type = 3DPRIM_POINTLIST Vertex Count Per Instance = 0 Start Vertex Location = 0 Instance Count = 0 Start Instance Location = 0 Base Vertex Location = 0 Example: 3DPRIMITIVE //Dummy 3DPRIMITIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_VS .//Other state commands and no 3DPRIMITVE command. 3DPRIMITVE //Dummy 3DPRIMITVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_PS 3DPRIMITVE //Legitimate 3DPRIMITVE command		HSW
DWord	Bit	Description



3DSTATE_CONSTANT_PS

0	31:29	Command Type
		Default Value: 3h GFXPIPE Format: OpCode
28:27	Command SubType	Default Value: 3h GFXPIPE_3D Format: OpCode
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
23:16	3D Command Sub Opcode	Default Value: 17h 3DSTATE_CONSTANT_PS Format: OpCode
		Project: HSW Format: MBZ
15:8	Reserved	Project: All Format: =n Total Length - 2
		Value Name Project 5h Excludes DWord (0,1) [Default] HSW
1..6 Project: DevHSW	191:0	Constant Body
		Project: HSW Format: 3DSTATE_CONSTANT(Body)
Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS		



3DSTATE_SAMPLE_MASK

3DSTATE_SAMPLE_MASK			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1		Default Value:	18h 3DSTATE_SAMPLE_MASK
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	Dword Length	
		Default Value:	0h Excludes Dword (0,1)
		Project:	All
		Format:	=n Total Length - 2
	31:8	Reserved	
		Project:	HSW
		Format:	MBZ
	7:0	Sample Mask	
		Project:	HSW
		Format:	8 bit mask Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_MULTISAMPLE)
		A per-multisample-position mask state variable that is immediately and unconditionally ANDed with the sample coverage mask as part of the rasterization process. This mask is applied prior to centroid selection.	



3DSTATE_SAMPLE_MASK

Programming Notes

- If **Number of Multisamples** is NUMSAMPLES_1, bits 7:1 of this field must be zero.
- If **Number of Multisamples** is NUMSAMPLES_4, bits 7:4 of this field must be zero.



3DSTATE_CONSTANT_HS

3DSTATE_CONSTANT_HS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets pointers to the push constants for the HS unit. The constant data pointed to by this command is loaded into the HS unit's push constant buffer (PCB).		
Programming Notes		Project
A 3DSTATE_GATHER_HS command must be dispatched along with any 3DSTATE_CONSTANT_HS command when Gather Pool is enabled within a batch buffer.		DevHSW+
Note:		Project
Note: A dummy 3DPRIMITIVE (zero vertices) command must be executed prior to any 3DSTATE_CONSTANT_* command in a command buffer. This programming must not be done when Resource Streamer is enabled with Gather Pool Enabled, as the same issue exists for programming 3DSATE_GATHER_CONSTANT_* command which also suffices for 3DSTATE_CONSTANT_* command. 3DPRIMITIVE – To ensure resource streamer initiates produce prior to next command Indirect Parameter Enable = 0 UAV Coherency Required = 0 Predicate Enable = 0 End Offset Enable = 0 Vertex Access Type = SEQUENTIAL Primitive Topology Type = 3DPRIM_POINTLIST Vertex Count Per Instance = 0 Start Vertex Location = 0 Instance Count = 0 Start Instance Location = 0 Base Vertex Location = 0 Example: 3DPRIMITIVE //Dummy 3DPRIMITIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_VS . .//Other state commands and no 3DPRIMITVE command. 3DPRIMTIVE //Dummy 3DPRIMTIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_PS 3DPRIMTIVE //Legitimate 3DPRIMTIVE command		HSW
DWord	Bit	Description



3DSTATE_CONSTANT_HS

0	31:29	Command Type					
		Default Value: 3h GFXPIPE Format: OpCode					
	28:27	Command SubType					
		Default Value: 3h GFXPIPE_3D Format: OpCode					
	26:24	3D Command Opcode					
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode					
	23:16	3D Command Sub Opcode					
		Default Value: 19h 3DSTATE_CONSTANT_HS Format: OpCode					
	15:8	Reserved					
		Project: HSW Format: MBZ					
	7:0	DWord Length					
		Project: All Format: =n Total Length - 2					
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="color: blue; text-align: left;">Value</th> <th style="text-align: left;">Name</th> <th style="color: blue; text-align: left;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: left;">5h</td> <td style="text-align: left;">Excludes DWord (0,1) [Default]</td> <td style="text-align: left;">HSW</td> </tr> </tbody> </table>	Value	Name	Project	5h	Excludes DWord (0,1) [Default]
Value	Name	Project					
5h	Excludes DWord (0,1) [Default]	HSW					
1..6 Project: DevHSW	191:0	Constant Body					
		Project: HSW Format: 3DSTATE_CONSTANT(Body) <p>Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS</p>					



3DSTATE_CONSTANT_DS

3DSTATE_CONSTANT_DS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
This command sets pointers to the push constants for the DS unit. The constant data pointed to by this command is loaded into the DS unit's push constant buffer (PCB).		
Programming Notes		Project
[DevHSW+] A 3DSTATE_GATHER_DS command must be dispatched along with any 3DSTATE_CONSTANT_DS command when Gather Pool is enabled within a batch buffer.		DevHSW+
Note:		Project
Note: A dummy 3DPRIMITIVE (zero vertices) command must be executed prior to any 3DSTATE_CONSTANT_* command in a command buffer. This programming must not be done when Resource Streamer is enabled with Gather Pool Enabled, as the same issue exists for programming 3DSATE_GATHER_CONSTANT_* command which also suffices for 3DSTATE_CONSTANT_* command. 3DPRIMITIVE – To ensure resource streamer initiates produce prior to next command Indirect Parameter Enable = 0 UAV Coherency Required = 0 Predicate Enable = 0 End Offset Enable = 0 Vertex Access Type = SEQUENTIAL Primitive Topology Type = 3DPRIM_POINTLIST Vertex Count Per Instance = 0 Start Vertex Location = 0 Instance Count = 0 Start Instance Location = 0 Base Vertex Location = 0 Example: 3DPRIMITIVE //Dummy 3DPRIMITIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_VS . .//Other state commands and no 3DPRIMITVE command. 3DPRIMTIVE //Dummy 3DPRIMTIVE programmed for above WA with '0' vertices 3DSTATE_CONSTANT_PS 3DPRIMTIVE //Legitimate 3DPRIMTIVE command		HSW
DWord	Bit	Description



3DSTATE_CONSTANT_DS

0	31:29	Command Type					
		Default Value: 3h GFXPIPE Format: OpCode					
	28:27	Command SubType					
		Default Value: 3h GFXPIPE_3D Format: OpCode					
	26:24	3D Command Opcode					
		Default Value: 0h 3DSTATE_PIPELINED Format: OpCode					
	23:16	3D Command Sub Opcode					
		Default Value: 1Ah 3DSTATE_CONSTANT_DS Format: OpCode					
	15:8	Reserved					
		Project: HSW Format: MBZ					
	7:0	DWord Length					
		Project: All Format: =n Total Length - 2					
	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; color: blue;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center; color: blue;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">5h</td> <td>Excludes DWord (0,1) [Default]</td> <td style="text-align: center;">HSW</td> </tr> </tbody> </table>		Value	Name	Project	5h	Excludes DWord (0,1) [Default]
Value	Name	Project					
5h	Excludes DWord (0,1) [Default]	HSW					
1..6 Project: DevHSW	191:0	Constant Body					
		Project: HSW Format: 3DSTATE_CONSTANT(Body)					
<p>Following table is the shared portion of the 3DSTATE_CONSTANT command for VS, HS, DS, and GS</p>							



3DSTATE_HS

3DSTATE_HS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	1Bh 3DSTATE_HS
		Format:	OpCode
1	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Format:	=n
		Value	Name
		5	Excludes DWord (0,1) [Default]
			HSW
	31:30	Reserved	
		Project:	All
		Format:	MBZ
29:27	Sampler Count		
		Project:	All
		Format:	U3
		Specifies how many samplers (in multiples of 4) the HS kernels use. Used only for prefetching	



3DSTATE_HS

		the associated sampler state entries.																												
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>No Samplers</td><td>no samplers used</td><td>All</td></tr> <tr> <td>1h</td><td>1-4 Samplers</td><td>between 1 and 4 samplers used</td><td>All</td></tr> <tr> <td>2h</td><td>5-8 Samplers</td><td>between 5 and 8 samplers used</td><td>All</td></tr> <tr> <td>3h</td><td>9-12 Samplers</td><td>between 9 and 12 samplers used</td><td>All</td></tr> <tr> <td>4h</td><td>13-16 Samplers</td><td>between 13 and 16 samplers used</td><td>All</td></tr> <tr> <td>5h-7h</td><td>Reserved</td><td>Reserved</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	No Samplers	no samplers used	All	1h	1-4 Samplers	between 1 and 4 samplers used	All	2h	5-8 Samplers	between 5 and 8 samplers used	All	3h	9-12 Samplers	between 9 and 12 samplers used	All	4h	13-16 Samplers	between 13 and 16 samplers used	All	5h-7h	Reserved	Reserved	All
Value	Name	Description	Project																											
0h	No Samplers	no samplers used	All																											
1h	1-4 Samplers	between 1 and 4 samplers used	All																											
2h	5-8 Samplers	between 5 and 8 samplers used	All																											
3h	9-12 Samplers	between 9 and 12 samplers used	All																											
4h	13-16 Samplers	between 13 and 16 samplers used	All																											
5h-7h	Reserved	Reserved	All																											
26	Reserved	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ																								
Project:	All																													
Format:	MBZ																													
25:18	Binding Table Entry Count	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U8</td></tr> </table> <table border="1"> <thead> <tr> <th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</td><td></td></tr> <tr> <td>When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.</td><td>HSW</td></tr> </tbody> </table> <table border="1"> <thead> <tr> <th>Programming Notes</th><th>Project</th></tr> </thead> <tbody> <tr> <td>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td><td>DevHSW+</td></tr> </tbody> </table>	Project:	All	Format:	U8	Description	Project	When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.		When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.	HSW	Programming Notes	Project	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+														
Project:	All																													
Format:	U8																													
Description	Project																													
When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.																														
When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.	HSW																													
Programming Notes	Project																													
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	DevHSW+																													
17	Thread Dispatch Priority	<table border="1"> <tr> <td>Project:</td><td>DevHSW+</td></tr> </table> <p>Specifies the priority of the thread for dispatch</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Normal</td><td>Normal Priority</td><td>All</td></tr> <tr> <td>1h</td><td>High</td><td>High Priority</td><td>All</td></tr> </tbody> </table>	Project:	DevHSW+	Value	Name	Description	Project	0h	Normal	Normal Priority	All	1h	High	High Priority	All														
Project:	DevHSW+																													
Value	Name	Description	Project																											
0h	Normal	Normal Priority	All																											
1h	High	High Priority	All																											
16	Floating Point Mode																													



3DSTATE_HS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">Specifies the initial floating point mode used by the dispatched thread.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr><tr><td>0h</td><td>IEEE-754</td><td>Use IEEE-754 Rules</td><td>All</td></tr><tr><td>1h</td><td>alternate</td><td>Use alternate rules</td><td>All</td></tr></table>	Project:	All	Specifies the initial floating point mode used by the dispatched thread.		Value	Name	Description	Project	0h	IEEE-754	Use IEEE-754 Rules	All	1h	alternate	Use alternate rules	All
Project:	All																	
Specifies the initial floating point mode used by the dispatched thread.																		
Value	Name	Description	Project															
0h	IEEE-754	Use IEEE-754 Rules	All															
1h	alternate	Use alternate rules	All															
15:14	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ												
Project:	All																	
Format:	MBZ																	
13	Illegal Opcode Exception Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Project:	All	Format:	Enable												
Project:	All																	
Format:	Enable																	
12	Software Exception Enable	<table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit gets loaded into EU CRO1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.</p>	Project:	DevHSW+	Format:	Enable												
Project:	DevHSW+																	
Format:	Enable																	
11:8	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ												
Project:	All																	
Format:	MBZ																	
7:0	Maximum Number of Threads	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U8 Thread Count - 1</td></tr></table> <p>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance. Limit is based on max number of HS URB handles.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>[0,255]</td><td></td><td>indicating a thread count of [1,256]</td><td>HSW</td></tr><tr><td>[0,69]</td><td></td><td>indicating a thread count of [1,70]</td><td>DevHSW:GT1</td></tr></tbody></table>	Project:	HSW	Format:	U8 Thread Count - 1	Value	Name	Description	Project	[0,255]		indicating a thread count of [1,256]	HSW	[0,69]		indicating a thread count of [1,70]	DevHSW:GT1
Project:	HSW																	
Format:	U8 Thread Count - 1																	
Value	Name	Description	Project															
[0,255]		indicating a thread count of [1,256]	HSW															
[0,69]		indicating a thread count of [1,70]	DevHSW:GT1															
2	31	Enable <table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All														
Project:	All																	



3DSTATE_HS

		<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td></tr></table>	Format:	Enable	Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.		Programming Notes		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.	
Format:	Enable									
Specifies whether the HS function is enabled or disabled (pass-through). If ENABLED MI_TOPOLOGY_FILTER must be used to silently discard any topologies that the HS kernel is not expecting. E.g., if the HS kernel is expecting PATCHLIST_32 topologies, MI_TOPOLOGY_FILTER must be set to PATCHLIST_32 so only those topologies can reach the enabled HS.										
Programming Notes										
The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.										
30	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
29	Statistics Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable				
Project:	All									
Format:	Enable									
	This bit controls whether HS-unit-specific statistics register(s) will increment (for each patch).									
28:18	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
17:8	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
7:4	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
3:0	Instance Count	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4-1</td></tr></table>	Project:	All	Format:	U4-1				
Project:	All									
Format:	U4-1									
	This field determines the number of threads (minus one) spawned per input patch. If the HS kernel uses a barrier function, software must restrict the Instance Count to the number of threads that can be simultaneously active within a half-slice. Factors which must be considered includes scratch memory availability.									
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>[0,15]</td><td></td><td>representing [1,16] instances</td></tr></tbody></table>		Value	Name	Description	[0,15]		representing [1,16] instances		
Value	Name	Description								
[0,15]		representing [1,16] instances								
	Programming Notes	Project								



3DSTATE_HS

		The Instance count must always be set to 0 unless the Include Vertex Handles is enabled.	HSW			
3 Project: DevHSW	31:6	Kernel Start Pointer Project: All Format: InstructionBaseOffset[31:6]Kernel This field specifies the starting location (1st GEN core instruction) of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address.				
	5:0	Reserved Project: All Format: MBZ				
4 Project: DevHSW	31:10	Scratch Space Base Pointer Project: HSW Format: GeneralStateOffset[31:10] Specifies the location of the scratch space area allocated to this FF unit, specified as a 1KB-granular offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space.				
	9:4	Reserved Project: HSW Format: MBZ				
	3:0	Per-Thread Scratch Space Project: HSW Format: U4 power of 2 Bytes over 1K Bytes Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,11]</td><td>indicating [1K Bytes, 2M Bytes]</td></tr></tbody></table>	Value	Name	[0,11]	indicating [1K Bytes, 2M Bytes]
Value	Name					
[0,11]	indicating [1K Bytes, 2M Bytes]					
5 Project: DevHSW	31:28	Reserved Project: HSW Format: MBZ				
	27	Single Program Flow Project: HSW Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA				



3DSTATE_HS

	Execution Environment.																
	<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Reserved</td><td></td><td>All</td></tr> <tr> <td>1h</td><td>Enable</td><td>Single Program Flow enabled</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	Reserved		All	1h	Enable	Single Program Flow enabled	All				
Value	Name	Description	Project														
0h	Reserved		All														
1h	Enable	Single Program Flow enabled	All														
26	<p>Vector Mask Enable</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>U1 FormatDesc: Enumerated Type</td></tr> </table> <p>When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Dmask</td><td>Channels are enabled based on the dispatch mask</td><td>All</td></tr> <tr> <td>1h</td><td>Vmask</td><td>Channels are enabled based on the vector mask</td><td>All</td></tr> </tbody> </table>	Project:	HSW	Format:	U1 FormatDesc: Enumerated Type	Value	Name	Description	Project	0h	Dmask	Channels are enabled based on the dispatch mask	All	1h	Vmask	Channels are enabled based on the vector mask	All
Project:	HSW																
Format:	U1 FormatDesc: Enumerated Type																
Value	Name	Description	Project														
0h	Dmask	Channels are enabled based on the dispatch mask	All														
1h	Vmask	Channels are enabled based on the vector mask	All														
25	<p>HS accesses UAV</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>Enable</td></tr> </table> <p>This field must be set when HS has a UAV access</p>	Project:	HSW	Format:	Enable												
Project:	HSW																
Format:	Enable																
24	<p>Include Vertex Handles</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>Boolean</td></tr> </table> <p>If set, all the input Vertex URB handles are included in payloads. This field is ignored if HS Function Enable is DISABLED. Programming Restriction: This field must be set if value if Vertex URB Entry Read Length is cleared to zero.</p>	Project:	HSW	Format:	Boolean												
Project:	HSW																
Format:	Boolean																
23:19	<p>Dispatch GRF Start Register For URB Data</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th></tr> </thead> <tbody> <tr> <td>[0,31]</td><td>indicating GRF [R0,R31]</td></tr> </tbody> </table>	Project:	HSW	Format:	U5	Value	Name	[0,31]	indicating GRF [R0,R31]								
Project:	HSW																
Format:	U5																
Value	Name																
[0,31]	indicating GRF [R0,R31]																
18:17	<p>Reserved</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ												
Project:	HSW																
Format:	MBZ																
16:11	<p>Vertex URB Entry Read Length</p> <table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>U6</td></tr> </table> <p>Specifies the amount of URB data read and passed in the thread payload for each Vertex URB</p>	Project:	HSW	Format:	U6												
Project:	HSW																
Format:	U6																



3DSTATE_HS

		<p>entry, in 256-bit register increments. This field is ignored if HS Function Enable is DISABLED. Programming Restriction: This field must be a non-zero value if Include Vertex Handles is cleared to zero.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Value	Name	[0,63]					
Value	Name									
[0,63]										
	10	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	9:4	<p>Vertex URB Entry Read Offset</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U6</td></tr></table> <p>Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB before being included in the thread payload. This offset applies to all Vertex URB entries passed to the thread. This field is ignored if HS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Project:	HSW	Format:	U6	Value	Name	[0,63]	
Project:	HSW									
Format:	U6									
Value	Name									
[0,63]										
	3:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
6 Project: DevHSW	31:16	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
15:13	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ					
Project:	HSW									
Format:	MBZ									
12:0	<p>Semaphore Handle</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>URBOffset[18:6]</td></tr></table> <p>This is the URB offset pointing to the first of the GS semaphore DWords in the URB. The size of the region is 64 DWs(16 - 512b URB entries). Software is responsible for allocating combined GS and/or HS semaphore Dwds in a single contiguous region of the URB. Software must also make sure the 3D pipeline is IDLE prior to allocating or deallocating the region. The semaphores can be located in an unused area within a FF unit's URB fenced region or an unused area within the Push Constant region.</p>	Project:	HSW	Format:	URBOffset[18:6]					
Project:	HSW									
Format:	URBOffset[18:6]									



3DSTATE_TE

3DSTATE_TE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
1	23:16	3D Command Sub Opcode	
		Default Value:	1Ch 3DSTATE_TE
		Format:	OpCode
	15:8	Reserved	
		Project:	All
1	7:0	DWord Length	
		Default Value:	2h Excludes DWord (0,1)
		Project:	All
		Format:	=n Total Length - 2
	31:19	Reserved	
1		Project:	All
		Format:	MBZ
	18:16	Reserved	
1		Project:	HSW
		Format:	MBZ
1	15:14	Reserved	
		Project:	All



3DSTATE_TE

		Format:	MBZ																		
13:12	Partitioning	Project:	All																		
		Format:	U2																		
	This field specifies how edges are partitioned based on tessellation factor.																				
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>INTEGER</td><td>Outside/inside edges are divided into an integer number of equal-sized segments.</td><td>All</td></tr><tr><td>1h</td><td>ODD_FRACTIONAL</td><td>Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.</td><td>All</td></tr><tr><td>2h</td><td>EVEN_FRACTIONAL</td><td>Outside/inside edges are divided into an even number of possibly-unequal-sized segments.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	INTEGER	Outside/inside edges are divided into an integer number of equal-sized segments.	All	1h	ODD_FRACTIONAL	Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.	All	2h	EVEN_FRACTIONAL	Outside/inside edges are divided into an even number of possibly-unequal-sized segments.	All				
Value	Name	Description	Project																		
0h	INTEGER	Outside/inside edges are divided into an integer number of equal-sized segments.	All																		
1h	ODD_FRACTIONAL	Outside/inside edges are divided into an odd number of possibly-unequal-sized segments.	All																		
2h	EVEN_FRACTIONAL	Outside/inside edges are divided into an even number of possibly-unequal-sized segments.	All																		
11:10	Reserved	Project:	All																		
		Format:	MBZ																		
9:8	Output Topology	Project:	All																		
		Format:	U2																		
	This field specifies which primitive types are to be output.																				
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>POINT</td><td>Points are output (as POINTLIST topologies)</td><td>All</td></tr><tr><td>1h</td><td>LINE</td><td>Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.</td><td>All</td></tr><tr><td>2h</td><td>TRI_CW</td><td>Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.</td><td>All</td></tr><tr><td>3h</td><td>TRI_CCW</td><td>Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	POINT	Points are output (as POINTLIST topologies)	All	1h	LINE	Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.	All	2h	TRI_CW	Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.	All	3h	TRI_CCW	Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.	All
Value	Name	Description	Project																		
0h	POINT	Points are output (as POINTLIST topologies)	All																		
1h	LINE	Lines are output (as LINESTRIP topologies). Only valid if ISOLINE domain is selected.	All																		
2h	TRI_CW	Clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.	All																		
3h	TRI_CCW	Count-clockwise-ordered triangles are output (either as TRISTRIP, TRISTRIP_REV or TRILIST topologies). Not valid if ISOLINE domain is selected.	All																		
7:6	Reserved	Project:	All																		
		Format:	MBZ																		
5:4	TE Domain	Project:	All																		
		Format:	U2																		
	This field specifies which type of domain is to be tessellated.																				
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead></table>	Value	Name	Description	Project																
Value	Name	Description	Project																		



3DSTATE_TE

		0h	QUAD	2D (U,V) domain is tessellated	All		
		1h	TRI	Triangular (U,V,W) domain is tessellated	All		
		2h	ISOLINE	2D (U,V) domain is tessellated.	All		
	3	Reserved					
		Project:		All			
		Format:		MBZ			
	2:1	TE Mode					
		Project:		All			
		Format:		U2			
		When TE Enable is ENABLED, this field specifies the overall operation of the TE stage. This field is ignored if TE Enable is DISABLED.					
		Value	Name	Description	Project		
		0h	HW_TESS	Normal HW Tessellation Mode. The TessFactors are read from the patch URB entry, and are used to perform fixed-function hardware tessellation of the specified domain.	All		
		1h	SW_TESS	Software Tessellation Mode. The TE unit will pass down HS-thread-generated tessellated domain points instead of generating them itself from TessFactors. The TE unit will read the Domain Point Count and Domain Point Buffer Starting Address fields from the patch header, and if the count is 0 it will consider the patch culled and discard it. Otherwise the address is used to start fetching DOMAIN_POINT structures from memory and passing them down the pipeline to DS.	HSW		
	0	TE Enable					
		Project:		All			
		Format:		Enable			
		If ENABLED, the TE stage will perform tessellation processing on incoming patch primitives. The TE Mode field determines how this tessellation operation proceeds. If DISABLED, the TE goes into pass-through mode. All other state fields are ignored.					
		Programming Notes					
		The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.					
	2	Maximum Tessellation Factor Odd					
		Project:		All			
		Format:		IEEE_Float			
		This field specifies the maximum TessFactor for ODD_FRACTIONAL partitioning when in HW_TESS mode.					
		Value	Name	Description			



3DSTATE_TE

		427c0000h	63 [Default]	Per API Spec, For normal operation software should set this value to 63.0						
Programming Notes										
Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.										
3	31:0	Maximum Tessellation Factor Not Odd								
<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>IEEE_Float</td></tr></table>					Project:	All	Format:	IEEE_Float		
Project:	All									
Format:	IEEE_Float									
This field specifies the maximum TessFactor for EVEN_FRACTIONAL or INTEGER partitioning when in HW_TESS mode.										
<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>42800000h</td><td>64 [Default]</td><td>Per API Spec, For normal operation software should set this value to 64.0</td></tr></tbody></table>					Value	Name	Description	42800000h	64 [Default]	Per API Spec, For normal operation software should set this value to 64.0
Value	Name	Description								
42800000h	64 [Default]	Per API Spec, For normal operation software should set this value to 64.0								
Programming Notes										
Note that ISOLINE's LineDensity TF is always subjected to INTEGER partitioning regardless of the Partitioning state.										



3DSTATE_DS

3DSTATE_DS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
1 Project: DevHSW	23:16	3D Command Sub Opcode	
		Default Value:	1Dh 3DSTATE_DS
		Format:	OpCode
	15:8	Reserved	
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	4h Excludes DWord (0,1)
		Project:	HSW
		Format:	=n Total Length - 2
	31:6	Kernel Start Pointer	
		Project:	All
		Format:	InstructionBaseOffset[31:6]Kernel
This field specifies the starting location of the kernel program run by threads spawned by this FF unit. It is specified as a 64-byte-granular offset from the Instruction Base Address. This field is ignored if DS Function Enable is DISABLED.			
5:0	Reserved		
	Project:	All	



3DSTATE_DS

		Format:	MBZ																								
2 Project: DevHSW	31	Single Domain Point Dispatch Project: HSW Format: U1 Enumerated Type <p>This field can be used to force single domain point SIMD4x2 DS threads.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Multiple</td><td>Dual domain point SIMD4x2 thread dispatches are allowed.</td><td>HSW</td></tr><tr><td>1h</td><td>Single</td><td>Single domain point SIMD4x2 thread dispatches are forced.</td><td>HSW</td></tr></tbody></table>	Value	Name	Description	Project	0h	Multiple	Dual domain point SIMD4x2 thread dispatches are allowed.	HSW	1h	Single	Single domain point SIMD4x2 thread dispatches are forced.	HSW													
Value	Name	Description	Project																								
0h	Multiple	Dual domain point SIMD4x2 thread dispatches are allowed.	HSW																								
1h	Single	Single domain point SIMD4x2 thread dispatches are forced.	HSW																								
	30	Vector Mask Enable Project: HSW Format: U1 Enumerated Type <p>When SPF=0, Vector Mask Enable (VME) specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Dmask</td><td>Channels are enabled based on the dispatch mask</td><td>HSW</td></tr><tr><td>1h</td><td>Vmask</td><td>Channels are enabled based on the vector mask</td><td>HSW</td></tr></tbody></table>	Value	Name	Description	Project	0h	Dmask	Channels are enabled based on the dispatch mask	HSW	1h	Vmask	Channels are enabled based on the vector mask	HSW													
Value	Name	Description	Project																								
0h	Dmask	Channels are enabled based on the dispatch mask	HSW																								
1h	Vmask	Channels are enabled based on the vector mask	HSW																								
	29:27	Sampler Count Project: HSW Format: U3 <p>Specifies how many samplers (in multiples of 4) the kernel uses. Used only for prefetching the associated sampler state entries.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>No Samplers</td><td>no samplers used</td><td>All</td></tr><tr><td>1h</td><td>1-4 Samplers</td><td>between 1 and 4 samplers used</td><td>All</td></tr><tr><td>2h</td><td>5-8 Samplers</td><td>between 5 and 8 samplers used</td><td>All</td></tr><tr><td>3h</td><td>9-12 Samplers</td><td>between 9 and 12 samplers used</td><td>All</td></tr><tr><td>4h</td><td>13-16 Samplers</td><td>between 13 and 16 samplers used</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	No Samplers	no samplers used	All	1h	1-4 Samplers	between 1 and 4 samplers used	All	2h	5-8 Samplers	between 5 and 8 samplers used	All	3h	9-12 Samplers	between 9 and 12 samplers used	All	4h	13-16 Samplers	between 13 and 16 samplers used	All	
Value	Name	Description	Project																								
0h	No Samplers	no samplers used	All																								
1h	1-4 Samplers	between 1 and 4 samplers used	All																								
2h	5-8 Samplers	between 5 and 8 samplers used	All																								
3h	9-12 Samplers	between 9 and 12 samplers used	All																								
4h	13-16 Samplers	between 13 and 16 samplers used	All																								
	26	Reserved Project: HSW Format: MBZ																									
	25:18	Binding Table Entry Count Project: HSW Format: U8																									
		Description	Project																								



3DSTATE_DS

	<p>When HW Generated Binding Table is disabled: Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state.</p> <p>Note: For kernels using a large number of binding table entries, it may be wise to set this field to zero to avoid prefetching too many entries and thrashing the state cache.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p> <p>When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,255]</td><td></td></tr></tbody></table> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td><td>HSW</td></tr></tbody></table>	Value	Name	[0,255]		Programming Notes	Project	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	HSW						
Value	Name														
[0,255]															
Programming Notes	Project														
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.	HSW														
17	<p>Thread Dispatch Priority</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1 Enumerated Type</td></tr></table> <p>Specifies the priority of the thread for dispatch: This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>Normal</td><td>Normal Priority</td></tr><tr><td>1h</td><td>High</td><td>High Priority</td></tr></tbody></table>	Project:	HSW	Format:	U1 Enumerated Type	Value	Name	Description	0h	Normal	Normal Priority	1h	High	High Priority	
Project:	HSW														
Format:	U1 Enumerated Type														
Value	Name	Description													
0h	Normal	Normal Priority													
1h	High	High Priority													
16	<p>Floating Point Mode</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1 Enumerated Type</td></tr></table> <p>Specifies the initial floating point mode used by the dispatched thread. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>IEEE-754</td><td>Use IEEE-754 Rules</td></tr><tr><td>1h</td><td>Alternate</td><td>Use alternate rules</td></tr></tbody></table>	Project:	HSW	Format:	U1 Enumerated Type	Value	Name	Description	0h	IEEE-754	Use IEEE-754 Rules	1h	Alternate	Use alternate rules	
Project:	HSW														
Format:	U1 Enumerated Type														
Value	Name	Description													
0h	IEEE-754	Use IEEE-754 Rules													
1h	Alternate	Use alternate rules													
15	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ										
Project:	HSW														
Format:	MBZ														
14	<p>Accesses UAV</p>														



3DSTATE_DS

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field must be set when DS has a UAV access.</p>	Project:	HSW	Format:	Enable
Project:	HSW					
Format:	Enable					
	13	Illegal Opcode Exception Enable <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.</p>	Project:	HSW	Format:	Enable
Project:	HSW					
Format:	Enable					
	12:8	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	7	Software Exception Enable <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment. This field is ignored if DS Function Enable is DISABLED.</p>	Project:	HSW	Format:	Enable
Project:	HSW					
Format:	Enable					
	6:0	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
3	31:10	Scratch Space Base Pointer <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GeneralStateOffset[31:10]ScratchSpace</td></tr></table> <p>Specifies the starting location of the scratch space area allocated to this FF unit as a 1K-byte aligned offset from the General State Base Address. If required, each thread spawned by this FF unit will be allocated some portion of this space, as specified by Per-Thread Scratch Space. The computed offset of the thread-specific portion will be passed in the thread payload as Scratch Space Offset. The thread is expected to utilize "stateless" DataPort read/write requests to access scratch space, where the DataPort will cause the General State Base Address to be added to the offset passed in the request header. This field is ignored if DS Function Enable is DISABLED.</p>	Project:	HSW	Format:	GeneralStateOffset[31:10]ScratchSpace
Project:	HSW					
Format:	GeneralStateOffset[31:10]ScratchSpace					
	9:4	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	3:0	Per-Thread Scratch Space				



3DSTATE_DS

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U4 power of 2 Bytes over 1K Bytes</td></tr></table> <p>Specifies the amount of scratch space to be allocated to each thread spawned by this FF unit. The driver must allocate enough contiguous scratch space, starting at the Scratch Space Base Pointer, to ensure that the Maximum Number of Threads can each get Per-Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,11]</td><td>indicating [1K Bytes, 2M Bytes]</td></tr></tbody></table> <p>Programming Notes</p> <p>This amount is available to the kernel for information only. It will be passed verbatim (if not altered by the kernel) to the Data Port in any scratch space access messages, but the Data Port will ignore it.</p>	Project:	HSW	Format:	U4 power of 2 Bytes over 1K Bytes	Value	Name	[0,11]	indicating [1K Bytes, 2M Bytes]
Project:	HSW									
Format:	U4 power of 2 Bytes over 1K Bytes									
Value	Name									
[0,11]	indicating [1K Bytes, 2M Bytes]									
4 Project: DevHSW	31:25	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	24:20	<p>Dispatch GRF Start Register For URB Data</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U5</td></tr></table> <p>Specifies the starting GRF register number for the URB portion (Constant + Vertices) of the thread payload. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,31]</td><td>indicating GRF [R0,R31]</td></tr></tbody></table>	Project:	HSW	Format:	U5	Value	Name	[0,31]	indicating GRF [R0,R31]
Project:	HSW									
Format:	U5									
Value	Name									
[0,31]	indicating GRF [R0,R31]									
	19:18	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	17:11	<p>Patch URB Entry Read Length</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U7</td></tr></table> <p>Specifies how much data (in 256-bit units) is to be read from the Patch URB entry and passed in the DS thread payload. This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 64]</td><td></td></tr></tbody></table>	Project:	HSW	Format:	U7	Value	Name	[0, 64]	
Project:	HSW									
Format:	U7									
Value	Name									
[0, 64]										
	10	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	9:4	<p>Patch URB Entry Read Offset</p>								



3DSTATE_DS

		<p>Project: HSW</p> <p>Specifies the offset (in 256-bit units) at which Patch URB data is to be read from the URB before being included in the thread payload.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0, 63]</td><td></td></tr></tbody></table>	Value	Name	[0, 63]													
Value	Name																	
[0, 63]																		
	3:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ												
Project:	HSW																	
Format:	MBZ																	
5 Project: DevHSW	31:30	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ												
Project:	HSW																	
Format:	MBZ																	
	29:21	<p>Maximum Number of Threads</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U9-1 thread count</td></tr></table> <p>Specifies the maximum number of simultaneous DS threads allowed to be active. Used to avoid using up the scratch space. Programming the value of the max threads over the number of threads based off number of threads supported in the execution units may improve performance since the architecture allows threads to be buffered between the check for max threads and the actual dispatch into the EU. Programming the max values to a number less than the number of threads supported in the execution units may reduce performance.</p> <p>This field is ignored if DS Function Enable is DISABLED.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>[0,279]</td><td></td><td>Indicating thread count of [1,280]</td><td>DevHSW:GT2, DevHSW:GT3</td></tr><tr><td>[0,69]</td><td></td><td>Indicating thread count of [1,70]</td><td>DevHSW:GT1</td></tr></tbody></table>	Project:	HSW	Format:	U9-1 thread count	Value	Name	Description	Project	[0,279]		Indicating thread count of [1,280]	DevHSW:GT2, DevHSW:GT3	[0,69]		Indicating thread count of [1,70]	DevHSW:GT1
Project:	HSW																	
Format:	U9-1 thread count																	
Value	Name	Description	Project															
[0,279]		Indicating thread count of [1,280]	DevHSW:GT2, DevHSW:GT3															
[0,69]		Indicating thread count of [1,70]	DevHSW:GT1															
	20:11	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW														
Project:	HSW																	
	10	<p>Statistics Enable</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If ENABLED, this FF unit will engage in statistics gathering. If DISABLED, statistics information associated with this FF stage will be left unchanged. This field is ignored if DS Function Enable is DISABLED.</p>	Project:	HSW	Format:	Enable												
Project:	HSW																	
Format:	Enable																	
	9:3	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW														
Project:	HSW																	
	2	<p>Compute W Coordinate Enable</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW														
Project:	HSW																	



3DSTATE_DS

	<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">If ENABLED, the DS unit will (for each domain point) compute $W = 1 - (U + V)$ and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.</td></tr></table>	Format:	Enable	If ENABLED, the DS unit will (for each domain point) compute $W = 1 - (U + V)$ and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.					
Format:	Enable								
If ENABLED, the DS unit will (for each domain point) compute $W = 1 - (U + V)$ and pass the result as a floating point value in the DS thread payload. If DISABLED, 0.0 will be passed. This field must only be ENABLED for the tessellation of TRI domains, where UVW coordinates are required. This field must be DISABLED for other domains (as they only require UV coordinates) otherwise the computed W coordinate is UNDEFINED. This field is ignored if DS Function Enable is DISABLED.									
1	<table border="1"><tr><td>DS Cache Disable</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Disable</td></tr></table> <p>This bit controls the operation of the DS Cache. This field is ignored if DS Function Enable is DISABLED.</p> <p>If the DS Cache is DISABLED and the DS Function is ENABLED, the DS Cache is not used and all incoming domain points will be passed to DS threads.</p> <p>If the DS Cache is ENABLED and the DS Function is ENABLED, incoming domain points that do not hit in the DS Cache will be passed to DS threads. The DS Cache is invalidated whenever the DS Cache becomes DISABLED , whenever the DS Function Enable toggles, and between patches.</p>	DS Cache Disable		Project:	HSW	Format:	Disable		
DS Cache Disable									
Project:	HSW								
Format:	Disable								
0	<table border="1"><tr><td>DS Function Enable</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If ENABLED, DS threads will be spawned to process incoming domain points which miss in the DS cache.</p> <p>If DISABLED, the DS stage goes into pass-through mode and performs no specific processing. This field is always used.</p> <table border="1"><tr><td>Programming Notes</td></tr><tr><td>The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.</td></tr></table>	DS Function Enable		Project:	HSW	Format:	Enable	Programming Notes	The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.
DS Function Enable									
Project:	HSW								
Format:	Enable								
Programming Notes									
The tessellation stages (HS, TE and DS) must be enabled/disabled as a group. I.e., draw commands can only be issued if all three stages are enabled or all three stages are disabled, otherwise the behavior is UNDEFINED.									



3DSTATE_STREAMOUT

3DSTATE_STREAMOUT			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	1Eh 3DSTATE_STREAMOUT
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
1	7:0	DWord Length	
		Default Value:	1h
		Project:	HSW
		Format:	=n
		Total Length - 2	
1	31	SO Function Enable	
		Project:	All
		Format:	U1
If set, the SO function is enabled. Vertex data will be streamed out to memory (subject to overflow detection) as controlled by the various SO-related state variables.			
If clear, the SO function is disabled, and therefore no vertex data will be streamed out to memory. However, the Rendering Disable and Render Stream Select fields will still be used to			



3DSTATE_STREAMOUT

	determine which vertices (if any) are forwarded down the pipeline for (possible) rendering.														
30	<p>Rendering Disable</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">HSW</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U1</td> </tr> </table> <p>If set, the SO stage will not forward any topologies down the pipeline. If clear, the SO stage will forward topologies associated with Render Stream Select down the pipeline. This bit is used even if SO Function Enable is DISABLED.</p>	Project:	HSW	Format:	U1										
Project:	HSW														
Format:	U1														
29	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">MBZ</td> </tr> </table>	Project:	All	Format:	MBZ										
Project:	All														
Format:	MBZ														
28:27	<p>Render Stream Select</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">Format:</td> <td style="padding: 2px;">U2</td> </tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Description</th> <th style="text-align: center; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.</td> <td style="text-align: center; padding: 2px;"></td> </tr> <tr> <td style="padding: 2px;">SO Function Enable must also be ENABLED in order for this field to select a stream for rendering. When SO Function Enable is DISABLED and Rendering Disable is cleared (i.e., rendering is enabled), StreamID is ignored downstream of the SO stage, allowing any stream to be rendered.</td> <td style="text-align: center; padding: 2px;">DevHSW+</td> </tr> </tbody> </table>	Project:	All	Format:	U2	Description	Project	This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.		SO Function Enable must also be ENABLED in order for this field to select a stream for rendering. When SO Function Enable is DISABLED and Rendering Disable is cleared (i.e., rendering is enabled), StreamID is ignored downstream of the SO stage, allowing any stream to be rendered.	DevHSW+				
Project:	All														
Format:	U2														
Description	Project														
This field specifies which stream has been selected to be forwarded down the pipeline for possible rendering. Topologies from other streams will not be passed down the pipeline. If Rendering Disable is set, this field is ignored, as no topologies are sent down the pipeline.															
SO Function Enable must also be ENABLED in order for this field to select a stream for rendering. When SO Function Enable is DISABLED and Rendering Disable is cleared (i.e., rendering is enabled), StreamID is ignored downstream of the SO stage, allowing any stream to be rendered.	DevHSW+														
26	<p>Reorder Mode</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Project:</td> <td style="padding: 2px;">All</td> </tr> </table> <p>This bit controls how vertices of triangle objects in TRISTRIP[_ADJ] and TRISTRIP_REV are reordered for the purposes of stream-out only (does not impact rendering). See table in Input Buffering.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th> <th style="text-align: center; padding: 2px;">Name</th> <th style="text-align: center; padding: 2px;">Description</th> <th style="text-align: center; padding: 2px;">Project</th> </tr> </thead> <tbody> <tr> <td style="padding: 2px;">0h</td> <td style="padding: 2px;">LEADING</td> <td style="padding: 2px;">Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td> <td style="text-align: center; padding: 2px;">All</td> </tr> <tr> <td style="padding: 2px;">1h</td> <td style="padding: 2px;">TRAILING</td> <td style="padding: 2px;">Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.</td> <td style="text-align: center; padding: 2px;">All</td> </tr> </tbody> </table>	Project:	All	Value	Name	Description	Project	0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All	1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All
Project:	All														
Value	Name	Description	Project												
0h	LEADING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the leading (first) vertices are in consecutive order starting at v0. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All												
1h	TRAILING	Reorder the vertices of alternating triangles of a TRISTRIP[_ADJ] such that the trailing (last) vertices are in consecutive order starting at v2. A similar reordering is performed on alternating triangles in a TRISTRIP_REV.	All												
25	SO Statistics Enable														



3DSTATE_STREAMOUT

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This bit controls whether StreamOutput statistics register(s) can be incremented.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.</td><td>All</td></tr></tbody></table>	Project:	All	Format:	Enable	Value	Name	Description	Project	0h	Disable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.	All	1h	Enable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.	All
Project:	All																	
Format:	Enable																	
Value	Name	Description	Project															
0h	Disable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers cannot increment.	All															
1h	Enable	SO_NUM_PRIMS_WRITTEN[0..3] and SO_PRIM_STORAGE_NEEDED[0..3] registers can increment.	All															
24:23	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ												
Project:	HSW																	
Format:	MBZ																	
22:12	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ												
Project:	All																	
Format:	MBZ																	
11	SO Buffer Enable [3]	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>(See SO Buffer Enable [0])</p>	Project:	HSW	Format:	U1												
Project:	HSW																	
Format:	U1																	
10	SO Buffer Enable [2]	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>(See SO Buffer Enable [0])</p>	Project:	HSW	Format:	U1												
Project:	HSW																	
Format:	U1																	
9	SO Buffer Enable [1]	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>(See SO Buffer Enable [0])</p>	Project:	HSW	Format:	U1												
Project:	HSW																	
Format:	U1																	
8	SO Buffer Enable [0]	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>If set, stream output to SO Buffer 0 is enabled. If clear, SO Buffer 0 is considered "not bound" and effectively treated as a zero-length buffer for the purposes of SO output and overflow detection. If an enabled stream's Stream to Buffer Selects includes this buffer it is by definition an overflow condition. That stream will cause no writes to occur, and only SO_PRIM_STORAGE_NEEDED[<stream>] will increment. This bit is ignored if SO Function Enable is DISABLED.</p>	Project:	HSW	Format:	U1												
Project:	HSW																	
Format:	U1																	



3DSTATE_STREAMOUT

	7:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
2	31:30	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	29	Stream 3 Vertex Read Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 count of 256-bit units</td></tr></table> <p>Specifies amount of data to skip over before reading back Stream 3 vertex data. (See Stream 0 Vertex Read Offset)</p>	Project:	All	Format:	U1 count of 256-bit units
Project:	All					
Format:	U1 count of 256-bit units					
	28:24	Stream 3 Vertex Read Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5-1 count of 256-bit units</td></tr></table> <p>(See Stream 0 Vertex Read Length)</p>	Project:	All	Format:	U5-1 count of 256-bit units
Project:	All					
Format:	U5-1 count of 256-bit units					
	23:22	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	21	Stream 2 Vertex Read Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 count of 256-bit units</td></tr></table> <p>Specifies amount of data to skip over before reading back Stream 2 vertex data. (See Stream 0 Vertex Read Offset)</p>	Project:	All	Format:	U1 count of 256-bit units
Project:	All					
Format:	U1 count of 256-bit units					
	20:16	Stream 2 Vertex Read Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5-1 count of 256-bit units</td></tr></table>	Project:	All	Format:	U5-1 count of 256-bit units
Project:	All					
Format:	U5-1 count of 256-bit units					
	15:14	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	13	Stream 1 Vertex Read Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 count of 256-bit units</td></tr></table> <p>Specifies amount of data to skip over before reading back Stream 1 vertex data. (See Stream 0 Vertex Read Offset)</p>	Project:	All	Format:	U1 count of 256-bit units
Project:	All					
Format:	U1 count of 256-bit units					



3DSTATE_STREAMOUT

	Vertex Read Offset)				
12:8	Stream 1 Vertex Read Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5-1 count of 256-bit units</td></tr></table> <p>(See Stream 0 Vertex Read Length)</p>	Project:	All	Format:	U5-1 count of 256-bit units
Project:	All				
Format:	U5-1 count of 256-bit units				
7:6	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				
5	Stream 0 Vertex Read Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1 count of 256-bit units</td></tr></table> <p>Specifies amount of data to skip over before reading back Stream 0 vertex data. Must be zero if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).</p>	Project:	All	Format:	U1 count of 256-bit units
Project:	All				
Format:	U1 count of 256-bit units				
4:0	Stream 0 Vertex Read Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5-1 count of 256-bit units</td></tr></table> <p>Specifies amount of vertex data to read back for Stream 0 vertices, starting at the Stream 0 Vertex Read Offset location. Maximum readback is 17 256-bit units (34 128-bit vertex attributes). Read data past the end of the valid vertex data has undefined contents, and therefore shouldn't be used to source stream out data.</p> <p>Must be zero (i.e., read length = 256b) if the GS is enabled and the Output Vertex Size field in 3DSTATE_GS is programmed to 0 (i.e., one 16B unit).</p>	Project:	All	Format:	U5-1 count of 256-bit units
Project:	All				
Format:	U5-1 count of 256-bit units				



3DSTATE_SBE

3DSTATE_SBE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
0	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	1Fh 3DSTATE_SBE
		Format:	OpCode
0	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0Ch Excludes DWord (0,1)
		Project:	All
1	31:29	Reserved	
		Project:	All
		Format:	MBZ
	28	Attribute Swizzle Control Mode	
		Project:	HSW
		Format:	U1 enumerated type
When Attribute Swizzle Enable is ENABLED, this bit controls whether attributes 0-15 or 16-31 are subject to the following swizzle controls:			



3DSTATE_SBE

- Attribute n Component Override X/Y/Z/W
- Attribute n Constant Source
- Attribute n Swizzle Select
- Attribute n Source Attribute
- Attribute n Wrap Shortest Enables

Note that the Number of SF Output Attributes field specifies how many attributes are output.

Note: This field does not impact any functions which provide separate states for all 32 attributes (e.g., Point sprite, Constant interpolation).

27:22 Number of SF Output Attributes

Project:	HSW
Format:	U6 count of attributes

Specifies the number of vertex attributes passed from the SF stage to the WM stage (does not include Position).

Value	Name
[0,32]	

21 Attribute Swizzle Enable

Project:	All
Format:	Enable

Enables the SF to perform swizzling on (up to the first 16) vertex attributes. If DISABLED, all vertex attributes are passed through.

20 Point Sprite Texture Coordinate Origin

Project:	All
Format:	U1 enumerated type

This state controls how Point Sprite Texture Coordinates are generated (when enabled on a per-attribute basis by Point Sprite Texture Coordinate Enable).

Value	Name	Description	Project
0h	UPPERLEFT	Top Left = (0,0,0,1)Bottom Left = (0,1,0,1)Bottom Right = (1,1,0,1)	All
1h	LOWERLEFT	Top Left = (0,1,0,1)Bottom Left = (0,0,0,1)Bottom Right = (1,0,0,1)	All

19:16 Reserved

Project:	All
Format:	MBZ

15:11 Vertex URB Entry Read Length

Project:	All
Format:	U5 Specifies the amount of URB data read for each Vertex URB entry, in 256-bit register increments.



3DSTATE_SBE

		Value	Name
		[1,16]	
Programming Notes			
It is UNDEFINED to set this field to 0 indicating no Vertex URB data to be read. This field should be set to the minimum length required to read the maximum source attribute. The maximum source attribute is indicated by the maximum value of the enabled Attribute # Source Attribute if Attribute Swizzle Enable is set, Number of Output Attributes-1 if enable is not set. $\text{read_length} = \text{ceiling}((\text{max_source_attr}+1)/2)$			
10	Reserved	Project:	All
9:4	Vertex URB Entry Read Offset	Project:	All
	Specifies the offset (in 256-bit units) at which Vertex URB data is to be read from the URB.		
3:0	Reserved	Project:	All
		Format:	MBZ
2..9	31	Attribute [2n+1] Component Override W	
		Project:	All
		Format:	Enable
		If set, the W component of output Attribute 1 is overridden by the W component of the constant vector specified by ConstantSource[1].	
	30	Attribute [2n+1] Component Override Z	
		Project:	All
		Format:	Enable
		If set, the Z component of output Attribute 1 is overridden by the Z component of the constant vector specified by ConstantSource[1].	
	29	Attribute [2n+1] Component Override Y	
		Project:	All
		Format:	Enable
		If set, the Y component of output Attribute 1 is overridden by the Y component of the constant vector specified by ConstantSource[1].	
	28	Attribute [2n+1] Component Override X	
		Project:	All
		Format:	Enable



3DSTATE_SBE

		If set, the X component of output Attribute 1 is overridden by the X component of the constant vector specified by ConstantSource[1].																								
27	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																				
Project:	All																									
Format:	MBZ																									
26:25	Attribute [2n+1] Constant Source	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table> <p>This state selects a constant vector which can be used to override individual components of Attribute 1</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>CONST_0000</td><td>Constant.xyzw = 0.0,0.0,0.0,0.0</td><td>All</td></tr><tr><td>1h</td><td>CONST_0001_FLOAT</td><td>Constant.xyzw = 0.0,0.0,0.0,1.0</td><td>All</td></tr><tr><td>2h</td><td>CONST_1111_FLOAT</td><td>Constant.xyzw = 1.0,1.0,1.0,1.0</td><td>All</td></tr><tr><td>3h</td><td>PRIM_ID</td><td>Constant.xyzw = PrimID (replicated)</td><td>All</td></tr></tbody></table>	Project:	All	Format:	U2 enumerated type	Value	Name	Description	Project	0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	All	1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	All	2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	All	3h	PRIM_ID	Constant.xyzw = PrimID (replicated)	All
Project:	All																									
Format:	U2 enumerated type																									
Value	Name	Description	Project																							
0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	All																							
1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	All																							
2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	All																							
3h	PRIM_ID	Constant.xyzw = PrimID (replicated)	All																							
24	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																				
Project:	All																									
Format:	MBZ																									
23:22	Attribute [2n+1] Swizzle Select	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U2 enumerated type</td></tr></table> <p>This state, along with Attribute 1 Source Attribute, specifies the source for output Attribute 1.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>INPUTATTR</td><td>This attribute is sourced from AttrInputReg[SourceAttribute]</td><td>All</td></tr><tr><td>1h</td><td>INPUTATTR_FACING</td><td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].</td><td>All</td></tr><tr><td>2h</td><td>INPUTATTR_W</td><td>This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.</td><td>All</td></tr><tr><td>3h</td><td>INPUTATTR_FACING_W</td><td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.</td><td>All</td></tr></tbody></table>	Project:	All	Format:	U2 enumerated type	Value	Name	Description	Project	0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	All	1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	All	2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	All	3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.	All
Project:	All																									
Format:	U2 enumerated type																									
Value	Name	Description	Project																							
0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	All																							
1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	All																							
2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	All																							
3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.	All																							
21	Reserved																									



3DSTATE_SBE

		Project:	All
		Format:	MBZ
20:16	Attribute [2n+1] Source Attribute	Project:	All
		Format:	U5
		This field selects the source attribute for Attribute 1. Source attribute 0 corresponds to the first 128 bits of data indicated by Vertex URB Entry Read Offset	
15	Attribute [2n] Component Override W	Project:	All
		Format:	Enable
		If set, the W component of output Attribute 0 is overridden by the W component of the constant vector specified by ConstantSource[1].	
14	Attribute [2n] Component Override Z	Project:	All
		Format:	Enable
		If set, the Z component of output Attribute 0 is overridden by the Z component of the constant vector specified by ConstantSource[1].	
13	Attribute [2n] Component Override Y	Project:	All
		Format:	Enable
		If set, the Y component of output Attribute 0 is overridden by the Y component of the constant vector specified by ConstantSource[1].	
12	Attribute [2n] Component Override X	Project:	All
		Format:	Enable
		If set, the X component of output Attribute 0 is overridden by the X component of the constant vector specified by ConstantSource[1].	
11	Reserved	Project:	All
		Format:	MBZ
10:9	Attribute [2n] Constant Source	Project:	All
		Format:	U2 enumerated type



3DSTATE_SBE

		This state selects a constant vector which can be used to override individual components of Attribute 0																								
		<table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>CONST_0000</td><td>Constant.xyzw = 0.0,0.0,0.0,0.0</td><td>All</td></tr> <tr> <td>1h</td><td>CONST_0001_FLOAT</td><td>Constant.xyzw = 0.0,0.0,0.0,1.0</td><td>All</td></tr> <tr> <td>2h</td><td>CONST_1111_FLOAT</td><td>Constant.xyzw = 1.0,1.0,1.0,1.0</td><td>All</td></tr> <tr> <td>3h</td><td>PRIM_ID</td><td>Constant.xyzw = PrimID (replicated)</td><td>All</td></tr> </tbody> </table>	Value	Name	Description	Project	0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	All	1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	All	2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	All	3h	PRIM_ID	Constant.xyzw = PrimID (replicated)	All				
Value	Name	Description	Project																							
0h	CONST_0000	Constant.xyzw = 0.0,0.0,0.0,0.0	All																							
1h	CONST_0001_FLOAT	Constant.xyzw = 0.0,0.0,0.0,1.0	All																							
2h	CONST_1111_FLOAT	Constant.xyzw = 1.0,1.0,1.0,1.0	All																							
3h	PRIM_ID	Constant.xyzw = PrimID (replicated)	All																							
8	Reserved	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ																				
Project:	All																									
Format:	MBZ																									
7:6	Attribute [2n] Swizzle Select	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U2 enumerated type</td></tr> </table> <p>This state, along with Attribute 0 Source Attribute, specifies the source for output Attribute 0.</p> <table border="1"> <thead> <tr> <th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr> </thead> <tbody> <tr> <td>0h</td><td>INPUTATTR</td><td>This attribute is sourced from AttrInputReg[SourceAttribute]</td><td>All</td></tr> <tr> <td>1h</td><td>INPUTATTR_FACING</td><td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].</td><td>All</td></tr> <tr> <td>2h</td><td>INPUTATTR_W</td><td>This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.</td><td>All</td></tr> <tr> <td>3h</td><td>INPUTATTR_FACING_W</td><td>If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.</td><td>All</td></tr> </tbody> </table>	Project:	All	Format:	U2 enumerated type	Value	Name	Description	Project	0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	All	1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	All	2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	All	3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.	All
Project:	All																									
Format:	U2 enumerated type																									
Value	Name	Description	Project																							
0h	INPUTATTR	This attribute is sourced from AttrInputReg[SourceAttribute]	All																							
1h	INPUTATTR_FACING	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1].	All																							
2h	INPUTATTR_W	This attribute is sourced from AttrInputReg[SourceAttribute]. The W component is copied to the X component.	All																							
3h	INPUTATTR_FACING_W	If the object is front-facing, this attribute is sourced from AttrInputReg[SourceAttribute]. If the object is back-facing, this attribute is sourced from AttrInputReg[SourceAttribute+1]. The W component is copied to the X component.	All																							
5	Reserved	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ																				
Project:	All																									
Format:	MBZ																									
4:0	Attribute [2n] Source Attribute	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U5</td></tr> </table> <p>This field selects the source attribute for Attribute 0. Source attribute 0 corresponds to the first 128 bits of data indicated by Vertex URB Entry Read Offset</p>	Project:	All	Format:	U5																				
Project:	All																									
Format:	U5																									
10	31:0	Point Sprite Texture Coordinate Enable																								



3DSTATE_SBE

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>32-bit bitmask</td></tr></table>	Project:	All	Format:	32-bit bitmask		
Project:	All							
Format:	32-bit bitmask							
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by the Point Sprite Texture Coordinate Origin state bit. Bit 0 corresponds to output Attribute 0. [DevHSW]: This field is ignored when non-point primitives are rendered.</td><td></td></tr></tbody></table>	Description	Project	When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by the Point Sprite Texture Coordinate Origin state bit. Bit 0 corresponds to output Attribute 0. [DevHSW]: This field is ignored when non-point primitives are rendered.			
Description	Project							
When processing point primitives, the attributes from the incoming point vertex are typically copied to the point object corner vertices. However, if a bit is set in this field, the corresponding Attribute is selected as a Point Sprite Texture Coordinate, in which case each corner vertex is assigned a pre-defined texture coordinate as defined by the Point Sprite Texture Coordinate Origin state bit. Bit 0 corresponds to output Attribute 0. [DevHSW]: This field is ignored when non-point primitives are rendered.								
11	31:0	Constant Interpolation Enable[31:0] <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.</td></tr></table>	Project:	All	This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.			
Project:	All							
This field is a bitmask containing a Constant Interpolation Enable bit for each corresponding attribute. If a bit is set, that attribute will undergo constant interpolation, and the corresponding WrapShortest Enable bits (if defined) will be ignored. If a bit is clear, components which are not enabled for WrapShortest interpolation (if defined) will be linearly interpolated.								
12	31:28	Attribute 7 WrapShortest Enables <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable[4]</td></tr><tr><td colspan="2">This state selects which components (if any) of Attribute 7 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Note that wrap-shortest interpolation is only supported for Attributes 0-15. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component</td></tr></table>	Project:	All	Format:	Enable[4]	This state selects which components (if any) of Attribute 7 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Note that wrap-shortest interpolation is only supported for Attributes 0-15. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component	
Project:	All							
Format:	Enable[4]							
This state selects which components (if any) of Attribute 7 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Note that wrap-shortest interpolation is only supported for Attributes 0-15. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component								
	27:24	Attribute 6 WrapShortest Enables <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	23:20	Attribute 5 WrapShortest Enables <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	19:16	Attribute 4 WrapShortest Enables <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	15:12	Attribute 3 WrapShortest Enables						



3DSTATE_SBE

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
11:8	Attribute 2 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
7:4	Attribute 1 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
3:0	Attribute 0 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
13	31:28 Attribute 15 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable[4]</td></tr><tr><td colspan="2">This state selects which components (if any) of Attribute 15 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component</td></tr></table>	Project:	All	Format:	Enable[4]	This state selects which components (if any) of Attribute 15 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component	
Project:	All							
Format:	Enable[4]							
This state selects which components (if any) of Attribute 15 are to be interpolated in a "wrap shortest" fashion. Operation is UNDEFINED if any of these bits are set and the Constant Interpolation Enable bit associated with this attribute is set. Bit 0: WrapShortest X ComponentBit 1: WrapShortest Y ComponentBit 2: WrapShortest Z ComponentBit 3: WrapShortest W Component								
	27:24 Attribute 14 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	23:20 Attribute 13 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	19:16 Attribute 12 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								
	15:12 Attribute 11 WrapShortest Enables	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td colspan="2">(See above).</td></tr></table>	Project:	All	(See above).			
Project:	All							
(See above).								



3DSTATE_SBE

11:8	Attribute 10 WrapShortest Enables Project: (See above).	All
7:4	Attribute 9 WrapShortest Enables Project: (See above).	All
3:0	Attribute 8 WrapShortest Enables Project: (See above).	All



3DSTATE_PS

3DSTATE_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	20h 3DSTATE_PS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	06h Excludes DWord (0,1)
		Project:	All
		Format:	=n
	Total Length - 2		
1	31:6	Kernel Start Pointer[0]	
		Project:	All
		Format:	InstructionBaseOffset[31:6]Kernel
	Specifies the 64-byte aligned address offset of the first instruction in the kernel[0]. This pointer is relative to the Instruction Base Address.		
	5:0	Reserved	
		Project:	All



3DSTATE_PS

		Format:	MBZ																																				
2	31	Single Program Flow (SPF) <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> </table> <p>Specifies the initial condition of the kernel program as either a single program flow (SIMDnxm with m = 1) or as multiple program flows (SIMDnxm with m > 1). See CR0 description in ISA Execution Environment.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Multiple</td> <td>Multiple Program Flows</td> <td>All</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Single</td> <td>Single Program Flows</td> <td>All</td> </tr> </tbody> </table>	Project:	All	Value	Name	Description	Project	0h	Multiple	Multiple Program Flows	All	1h	Single	Single Program Flows	All																							
Project:	All																																						
Value	Name	Description	Project																																				
0h	Multiple	Multiple Program Flows	All																																				
1h	Single	Single Program Flows	All																																				
	30	Vector Mask Enable (VME) <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U1 Enumerated Type</td> </tr> </table> <p>When SPF=0, VME specifies which mask to use to initialize the initial channel enables. When SPF=1, VME specifies which mask to use to generate execution channel enables.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>Dmask</td> <td>Channels are enabled based on the dispatch mask</td> <td>All</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>Vmask</td> <td>Channels are enabled based on the vector mask</td> <td>All</td> </tr> </tbody> </table>	Project:	All	Format:	U1 Enumerated Type	Value	Name	Description	Project	0h	Dmask	Channels are enabled based on the dispatch mask	All	1h	Vmask	Channels are enabled based on the vector mask	All																					
Project:	All																																						
Format:	U1 Enumerated Type																																						
Value	Name	Description	Project																																				
0h	Dmask	Channels are enabled based on the dispatch mask	All																																				
1h	Vmask	Channels are enabled based on the vector mask	All																																				
	29:27	Sampler Count <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U3</td> </tr> </table> <p>Specifies how many samplers (in multiples of 4) the pixel shader 0 kernel uses. Used only for prefetching the associated sampler state entries.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">[0,4]</td> <td></td> <td></td> <td></td> </tr> <tr> <td style="text-align: center;">0h</td> <td></td> <td>no samplers used</td> <td>All</td> </tr> <tr> <td style="text-align: center;">1h</td> <td></td> <td>between 1 and 4 samplers used</td> <td>All</td> </tr> <tr> <td style="text-align: center;">2h</td> <td></td> <td>between 5 and 8 samplers used</td> <td>All</td> </tr> <tr> <td style="text-align: center;">3h</td> <td></td> <td>between 9 and 12 samplers used</td> <td>All</td> </tr> <tr> <td style="text-align: center;">4h</td> <td></td> <td>between 13 and 16 samplers used</td> <td>All</td> </tr> <tr> <td style="text-align: center;">5h-7h</td> <td></td> <td>Reserved</td> <td>All</td> </tr> </tbody> </table>	Project:	All	Format:	U3	Value	Name	Description	Project	[0,4]				0h		no samplers used	All	1h		between 1 and 4 samplers used	All	2h		between 5 and 8 samplers used	All	3h		between 9 and 12 samplers used	All	4h		between 13 and 16 samplers used	All	5h-7h		Reserved	All	
Project:	All																																						
Format:	U3																																						
Value	Name	Description	Project																																				
[0,4]																																							
0h		no samplers used	All																																				
1h		between 1 and 4 samplers used	All																																				
2h		between 5 and 8 samplers used	All																																				
3h		between 9 and 12 samplers used	All																																				
4h		between 13 and 16 samplers used	All																																				
5h-7h		Reserved	All																																				
	26	Denormal Mode <table border="1" style="width: 100%;"> <tr> <td>Project:</td> <td>All</td> </tr> </table> <p>Specifies the denormal mode used by the dispatched thread.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> <th style="text-align: center;">Description</th> <th style="text-align: center;">Project</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0h</td> <td>FTZ</td> <td>Denormals are flushed to zero</td> <td>All</td> </tr> <tr> <td style="text-align: center;">1h</td> <td>RET</td> <td>Denormals are retained</td> <td>All</td> </tr> </tbody> </table>	Project:	All	Value	Name	Description	Project	0h	FTZ	Denormals are flushed to zero	All	1h	RET	Denormals are retained	All																							
Project:	All																																						
Value	Name	Description	Project																																				
0h	FTZ	Denormals are flushed to zero	All																																				
1h	RET	Denormals are retained	All																																				
	25:18	Binding Table Entry Count																																					



3DSTATE_PS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U8</td></tr></table>	Project:	All	Format:	U8												
Project:	All																	
Format:	U8																	
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if [PS Function Enable] is DISABLED.</td><td></td></tr><tr><td>When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. See 3D Pipeline for more information.</td><td>DevHSW+</td></tr></tbody></table>	Description	Project	Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if [PS Function Enable] is DISABLED.		When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. See 3D Pipeline for more information.	DevHSW+										
Description	Project																	
Specifies how many binding table entries the kernel uses. Used only for prefetching of the binding table entries and associated surface state. Note: For kernels using a large number of binding table entries, it may be advantageous to set this field to zero to avoid prefetching too many entries and thrashing the state cache. This field is ignored if [PS Function Enable] is DISABLED.																		
When HW Generated Binding Table bit is enabled: This field indicates which cache lines (512bit units - 32 Binding Table Entry section) should be fetched. Each bit in this field corresponds to a cache line. Only the 1st 4 non-zero Binding Table entries of each 32 Binding Table entry section prefetched will have its surface state prefetched. See 3D Pipeline for more information.	DevHSW+																	
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,255]</td><td></td></tr></tbody></table>	Value	Name	[0,255]													
Value	Name																	
[0,255]																		
		<table border="1"><tr><th>Programming Notes</th></tr><tr><td>When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.</td></tr></table>	Programming Notes	When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.														
Programming Notes																		
When HW binding table bit is set, it is assumed that the Binding Table Entry Count field will be generated at JIT time.																		
17	Thread Priority	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Specifies the priority of the thread for dispatch.</td><td></td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Normal</td><td>Normal Priority</td><td>All</td></tr><tr><td>1h</td><td>High</td><td>High Priority</td><td>All</td></tr></tbody></table>	Project:	HSW	Specifies the priority of the thread for dispatch.		Value	Name	Description	Project	0h	Normal	Normal Priority	All	1h	High	High Priority	All
Project:	HSW																	
Specifies the priority of the thread for dispatch.																		
Value	Name	Description	Project															
0h	Normal	Normal Priority	All															
1h	High	High Priority	All															
16	Floating Point Mode	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Specifies the floating point mode used by the dispatched thread.</td><td></td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>IEEE-745</td><td>Use IEEE-754 rules</td><td>All</td></tr><tr><td>1h</td><td>Alt</td><td>Use alternate rules</td><td>All</td></tr></tbody></table>	Project:	All	Specifies the floating point mode used by the dispatched thread.		Value	Name	Description	Project	0h	IEEE-745	Use IEEE-754 rules	All	1h	Alt	Use alternate rules	All
Project:	All																	
Specifies the floating point mode used by the dispatched thread.																		
Value	Name	Description	Project															
0h	IEEE-745	Use IEEE-754 rules	All															
1h	Alt	Use alternate rules	All															
15:14	Rounding Mode	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Specifies the rounding mode used by the dispatched thread.</td><td></td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>RTNE</td><td>Round to Nearest Even</td><td>All</td></tr></tbody></table>	Project:	All	Specifies the rounding mode used by the dispatched thread.		Value	Name	Description	Project	0h	RTNE	Round to Nearest Even	All				
Project:	All																	
Specifies the rounding mode used by the dispatched thread.																		
Value	Name	Description	Project															
0h	RTNE	Round to Nearest Even	All															



3DSTATE_PS

		1h	RU	Round toward +infinity	All		
		2h	RD	Round toward -infinity	All		
		3h	RTZ	Round toward zero	All		
	13	Illegal Opcode Exception Enable					
		Project:		All			
		Format:		Enable			
		This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.					
	12	Reserved					
		Project:		All			
		Format:		MBZ			
	11	Mask Stack Exception Enable					
		Project:		All			
		Format:		Enable			
		This bit gets loaded into EU CR0.1[12] (note the bit # difference). See Exceptions and ISA Execution Environment.					
	10:8	Reserved					
		Project:		All			
		Format:		MBZ			
	7	Software Exception Enable					
		Project:		All			
		Format:		Enable			
		This bit gets loaded into EU CR0.1[13] (note the bit # difference). See Exceptions and ISA Execution Environment.					
	6:0	Reserved					
		Project:		All			
		Format:		MBZ			
3	31:10	Scratch Space Base Pointer					
		Project:	All				
		Format:	GeneralStateOffset[31:10]ScratchSpace				
		Specifies the 1k-byte aligned address offset to scratch space for use by the kernel. This pointer is relative to the General State Base Address .					
	9:4	Reserved					
		Project:		All			



3DSTATE_PS

		Format: MBZ																								
	3:0	Per Thread Scratch Space <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4</td></tr></table> <p>Specifies the amount of scratch space allowed to be used by each thread. The driver must allocate enough contiguous scratch space, pointed to by the Scratch Space Pointer, to ensure that the Maximum Number of Threads each get Per Thread Scratch Space size without exceeding the driver-allocated scratch space.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,11]</td><td>indicating [1k bytes, 2M bytes] in powers of two</td></tr></tbody></table>	Project:	All	Format:	U4	Value	Name	[0,11]	indicating [1k bytes, 2M bytes] in powers of two																
Project:	All																									
Format:	U4																									
Value	Name																									
[0,11]	indicating [1k bytes, 2M bytes] in powers of two																									
4	31:23	Maximum Number of Threads <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U9-1 representing thread count</td></tr></table> <table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>WIZ Hashing Disable in GT_MODE register enabled: Range = [15, 407] --> [16, 408] threads. Only odd values are allowed (resulting in even max number of threads)</td><td>DevHSW:GT3</td></tr><tr><td>WIZ Hashing Disable in GT_MODE register disabled: Range = [7, 203] --> [8, 204] threads. Only odd values are allowed (resulting in even max number of threads)</td><td>DevHSW:GT3</td></tr><tr><td>(Including DevHSW:GT3 with fuse_lowersliceen == 0) Range = [7, 203] --> [8, 204] threads</td><td>DevHSW:GT2</td></tr><tr><td>Range = [3,101] --> [4,102] threads</td><td>DevHSW:GT1</td></tr><tr><td>Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.</td><td></td></tr></tbody></table> Programming Notes <p>If this field is changed between 3DPRIMITIVE commands, a PIPE_CONTROL command with Stall at Pixel Scoreboard set is required to be issued. This field must have an odd value so that the max number of PS threads is even.</p> <table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: Limit max PS threads to physical threads enabled in system. (140 in GT2, 280 in GT3)</td><td>DevHSW:GT3:A, DevHSW:GT2:B, DevHSW:GT3e:B, DevHSW:ULT</td></tr></tbody></table> Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table> Sample Mask	Project:	HSW	Format:	U9-1 representing thread count	Description	Project	WIZ Hashing Disable in GT_MODE register enabled: Range = [15, 407] --> [16, 408] threads. Only odd values are allowed (resulting in even max number of threads)	DevHSW:GT3	WIZ Hashing Disable in GT_MODE register disabled: Range = [7, 203] --> [8, 204] threads. Only odd values are allowed (resulting in even max number of threads)	DevHSW:GT3	(Including DevHSW:GT3 with fuse_lowersliceen == 0) Range = [7, 203] --> [8, 204] threads	DevHSW:GT2	Range = [3,101] --> [4,102] threads	DevHSW:GT1	Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.		Note:	Project	Note: Limit max PS threads to physical threads enabled in system. (140 in GT2, 280 in GT3)	DevHSW:GT3:A, DevHSW:GT2:B, DevHSW:GT3e:B, DevHSW:ULT	Project:	HSW	Format:	MBZ
Project:	HSW																									
Format:	U9-1 representing thread count																									
Description	Project																									
WIZ Hashing Disable in GT_MODE register enabled: Range = [15, 407] --> [16, 408] threads. Only odd values are allowed (resulting in even max number of threads)	DevHSW:GT3																									
WIZ Hashing Disable in GT_MODE register disabled: Range = [7, 203] --> [8, 204] threads. Only odd values are allowed (resulting in even max number of threads)	DevHSW:GT3																									
(Including DevHSW:GT3 with fuse_lowersliceen == 0) Range = [7, 203] --> [8, 204] threads	DevHSW:GT2																									
Range = [3,101] --> [4,102] threads	DevHSW:GT1																									
Specifies the maximum number of simultaneous threads allowed to be active. Used to avoid using up the scratch space, or to avoid potential deadlock.																										
Note:	Project																									
Note: Limit max PS threads to physical threads enabled in system. (140 in GT2, 280 in GT3)	DevHSW:GT3:A, DevHSW:GT2:B, DevHSW:GT3e:B, DevHSW:ULT																									
Project:	HSW																									
Format:	MBZ																									
	22:20																									
	19:12																									



3DSTATE_PS

		<p>Project: HSW</p> <p>Format: 8 bit mask Right-justified bitmask (Bit 0 = Sample0). Number of bits that are used is determined by Num Multisamples (3DSTATE_MULTISAMPLE)</p> <p>SW must program the sample mask value in this field so that it matches with 3DSTATE_SAMPLE_MASK</p>
11	Push Constant Enable	<p>Project: All</p> <p>Format: Enable</p> <p>This field must be enabled if the sum of the PS Constant Buffer [3:0] Read Length fields in 3DSTATE_CONSTANT_PS is nonzero, and must be disabled if the sum is zero.</p>
10	Attribute Enable	<p>Project: All</p> <p>Format: Enable</p> <p>This field must be enabled if the Number of SF Output Attributes field in 3DSTATE_SBE is nonzero, and must be disabled if that field is zero.</p>
9	oMask Present to RenderTarget	<p>Project: All</p> <p>Format: Enable</p> <p>This bit is inserted in the PS payload header and made available to the DataPort (either via the message header or via header bypass) to indicate that oMask data (one or two phases) is included in Render Target Write messages. If present, the oMask data is used to mask off samples.</p>
8	Render Target Fast Clear Enable	<p>Project: All</p> <p>Format: Enable</p> <p>This field is set to enable fast clear of the bound render targets. See "Render Target Fast Clear" for restrictions on enabling this field.</p>
7	Dual Source Blend Enable	<p>Project: All</p> <p>Format: Enable</p> <p>This field is set if dual source blend is enabled. If this bit is disabled, the data port dual source message reverts to a single source message using source 0.</p>
6	Render Target Resolve Enable	<p>Project: All</p>



3DSTATE_PS

		Format:	Enable
This field is set to enable clear value resolve on non-multisampled render targets. See "Render Target Resolve" for restrictions on enabling this field.			
5	PS Accesses UAV	Project:	HSW
	Format:	Enable	
This field must be set when PS has a UAV access.			
4:3	Position XY Offset Select	Project:	All
	Format:	U2 Enumerated Type	
This field specifies if/what Position XY Offset values are passed in the PS payload. Note that these are per-slot (pixel sample) offsets, and therefore separate from the subspan XY coordinates passed in R1.			
Value	Name	Description	Project
0h	POSOFFSET_NONE	No Position XY Offsets are included in the PS payload.	All
1h	Reserved		All
2h	POSOFFSET_CENTROID	Position XY Offsets will be passed in the PS payload, and these will reflect the Centroid position(s).	All
3h	POSOFFSET_SAMPLE	Position XY Offsets will be passed in the PS payload, and these will reflect the multisample position(s).	All
Programming Notes			
SW Recommendation: If the PS kernel needs the Position Offsets to compute a Position XY value, this field should match Position ZW Interpolation Mode to ensure a consistent position.xyzw computation			
If the PS kernel does not need the Position XY Offsets to compute a Position Value, then this field should be programmed to POSOFFSET_NONE, as the PS kernel should be using the various barycentric inputs to evaluate other-than-position attributes. However, this field can be used to pass Centroid or Sample offsets in the payload for special test modes (e.g., where barycentric coordinates are computed in the PS vs. being HW-generated and passed in the payload).			
MSDISPMODE_PERSAMPLE is required in order to select POSOFFSET_SAMPLE.			
2	32 Pixel Dispatch Enable	Project:	All
	Format:	Enable	
Description			Project



3DSTATE_PS

		<p>Enables the Windower to dispatch 8 subspans in one payload.</p> <p>Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</p> <p>A: Valid on all products. B: Valid for this product. C: Not valid for this product. D: Valid on all products, except when in non-1x PERSAMPLE mode. E: Valid on all products, except when in PERSAMPLE mode with number of multisamples ≥ 8. F: Valid on most products.</p>															
		Each of the three KSP values are separately specified.	HSW														
		In addition, each kernel has a separately-specified GRF register count.	HSW														
		Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.															
1	16 Pixel Dispatch Enable																
	Project:	All															
	Format:	Enable															
	<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Enables the Windower to dispatch 4 subspans in one payload.</td><td></td></tr><tr><td>Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</td><td></td></tr><tr><td>A: Valid on all products B: Valid this product. C: Not valid on this product. D: Valid on all products, except when in non-1x PERSAMPLE mode. E: Valid on all products, except when in PERSAMPLE mode with number of multisamples ≥ 8. F: Valid on most products.</td><td></td></tr><tr><td>Each of the three KSP values are separately specified.</td><td>HSW</td></tr><tr><td>In addition, each kernel has a separately-specified GRF register count.</td><td>HSW</td></tr><tr><td>Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</td><td></td></tr></tbody></table>			Description	Project	Enables the Windower to dispatch 4 subspans in one payload.		Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.		A: Valid on all products B: Valid this product. C: Not valid on this product. D: Valid on all products, except when in non-1x PERSAMPLE mode. E: Valid on all products, except when in PERSAMPLE mode with number of multisamples ≥ 8 . F: Valid on most products.		Each of the three KSP values are separately specified.	HSW	In addition, each kernel has a separately-specified GRF register count.	HSW	Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.	
Description	Project																
Enables the Windower to dispatch 4 subspans in one payload.																	
Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.																	
A: Valid on all products B: Valid this product. C: Not valid on this product. D: Valid on all products, except when in non-1x PERSAMPLE mode. E: Valid on all products, except when in PERSAMPLE mode with number of multisamples ≥ 8 . F: Valid on most products.																	
Each of the three KSP values are separately specified.	HSW																
In addition, each kernel has a separately-specified GRF register count.	HSW																
Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.																	
0	8 Pixel Dispatch Enable																
	Project:	All															
	Format:	Enable															



3DSTATE_PS

		Description	Project								
		<p>Enables the Windower to dispatch 2 subspans in one payload.</p> <p>Note: See Note: in the table below, the Valid column indicates which products that combination is supported on. Combinations of dispatch enables not listed in the table are not available on any product.</p> <p>A: Valid on all products. B: Valid only on this product. C: Not valid on this product. D: Valid on all products, except when in non-1x PERSAMPLE mode. E: Valid on all products, except when in PERSAMPLE mode with number of multisamples ≥ 8. F: Valid on most products.</p> <p>Each of the three KSP values are separately specified.</p> <p>In addition, each kernel has a separately-specified GRF register count.</p> <p>Variable Pixel Dispatch Section: Pixel Grouping (Dispatch size) control for valid pixel dispatch combinations.</p>									
5	31:23	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All										
Format:	MBZ										
	22:16	Dispatch GRF Start Register for Constant/Setup Data [0]	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U7</td></tr></table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[0].</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,127]</td><td></td></tr></tbody></table>	Project:	All	Format:	U7	Value	Name	[0,127]	
Project:	All										
Format:	U7										
Value	Name										
[0,127]											
	15	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All										
Format:	MBZ										
	14:8	Dispatch GRF Start Register for Constant/Setup Data [1]	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U7</td></tr></table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[1].</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,127]</td><td></td></tr></tbody></table>	Project:	All	Format:	U7	Value	Name	[0,127]	
Project:	All										
Format:	U7										
Value	Name										
[0,127]											
	7	Reserved									



3DSTATE_PS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	6:0	Dispatch GRF Start Register for Constant/Setup Data [2] <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U7</td></tr></table> <p>Specifies the starting GRF register number for the Constant/Setup portion of the thread payload for kernel[2].</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,127]</td><td></td></tr></tbody></table>	Project:	All	Format:	U7	Value	Name	[0,127]	
Project:	All									
Format:	U7									
Value	Name									
[0,127]										
6	31:6	Kernel Start Pointer[1] <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>InstructionBaseOffset[31:6]Kernel</td></tr></table> <p>Specifies the 64-byte aligned address offset of the first instruction in kernel[1]. This pointer is relative to the Instruction Base Address.</p>	Project:	All	Format:	InstructionBaseOffset[31:6]Kernel				
Project:	All									
Format:	InstructionBaseOffset[31:6]Kernel									
	5:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
7	31:6	Kernel Start Pointer[2] <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>InstructionBaseOffset[31:6]Kernel</td></tr></table> <p>Specifies the 64-byte aligned address offset of the first instruction in kernel[2]. This pointer is relative to the Instruction Base Address.</p>	Project:	All	Format:	InstructionBaseOffset[31:6]Kernel				
Project:	All									
Format:	InstructionBaseOffset[31:6]Kernel									
	5:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									



3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP

3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
1	23:16	3D Command Sub Opcode	
		Default Value:	21h 3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Format:	=n
1	31:6	SF Clip Viewport Pointer	
		Project:	All
		Format:	DynamicStateOffset[31:6]SF_CLIP_VIEWPORT*16
Specifies the 64-byte aligned address offset of the SF_CLIP_VIEWPORT state. This offset is relative to the Dynamic State Base Address.			
5:0	Reserved		
		Project:	All
Format:			
MBZ			



3DSTATE_VIEWPORT_STATE_POINTERS_CC

3DSTATE_VIEWPORT_STATE_POINTERS_CC			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
1		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	23h 3DSTATE_VIEWPORT_STATE_POINTERS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
0	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Format:	=n
	31:5	CC Viewport Pointer	
		Project:	All
		Format:	DynamicStateOffset[31:5]CC_VIEWPORT*16
		Specifies the 32-byte aligned address offset of the CC_VIEWPORT state. This offset is relative to the Dynamic State Base Address.	
1	4:0	Reserved	
		Project:	All



3DSTATE_VIEWPORT_STATE_POINTERS_CC

		Format:	MBZ
--	--	---------	-----



3DSTATE_BLEND_STATE_POINTERS

3DSTATE_BLEND_STATE_POINTERS			
Project:		HSW	
Source:			RenderCS
Length Bias:		2	
The 3DSTATE_BLEND_STATE_POINTERS command is used to set up the pointers to the color calculator state.			
Programming Notes			Project
When the BLEND_STATE pointer changes but not the CC_STATE pointer, driver needs to force a CC_STATE pointer change to improve blend performance in pixel backend.			HSW
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
1		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	24h 3DSTATE_BLEND_STATE_POINTERS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
1	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:6	Blend State Pointer	
		Project:	All
		Format:	DynamicStateOffset[31:6]BLEND_STATE*8
		Specifies the 64-byte aligned offset of the BLEND_STATE. This offset is relative to the Dynamic State Base Address .	



3DSTATE_BLEND_STATE_POINTERS

	5:1	Reserved
		Project: All
		Format: MBZ
	0	Reserved
		Project: HSW
		Format: MBO



3DSTATE_DEPTH_STENCIL_STATE_POINTERS

3DSTATE_DEPTH_STENCIL_STATE_POINTERS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	25h 3DSTATE_DEPTH_STENCIL_STATE_POINTERS
		Format:	OpCode
1	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
1	31:6	Pointer to DEPTH_STENCIL_STATE	
		Project:	All
		Format:	DynamicStateOffset[31:6]DEPTH_STENCIL_STATE
		Specifies the 64-byte aligned offset of the DEPTH_STENCIL_STATE. This offset is relative to the Dynamic State Base Address .	
	5:1	Reserved	
		Project:	All



3DSTATE_DEPTH_STENCIL_STATE_POINTERS

		Format:	MBZ	
	0	Reserved		
		Project:	HSW	
		Format:	MBO	



3DSTATE_BINDING_TABLE_POINTERS_VS

3DSTATE_BINDING_TABLE_POINTERS_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
1	23:16	3D Command Sub Opcode	
		Default Value:	26h 3DSTATE_BINDING_TABLE_POINTERS_VS
	15:8	Format:	OpCode
		Reserved	
		Project:	All
	7:0	Format:	MBZ
		DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:16	Reserved	
		Project:	All
	15:5	Format:	MBZ
		Pointer to VS Binding Table	
		Project:	HSW
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 When HW binding table is disabled



3DSTATE_BINDING_TABLE_POINTERS_VS

	<p>Format: SurfaceStateOffset[16:6]BINDING_TABLE_STATE*256 When HW-generated binding table is enabled</p> <p>Specifies an aligned address offset of the function's BINDING_TABLE_STATE. The offset's base and alignment differ depending on whether HW Binding Table is enabled: If HW Binding Table is disabled, the offset is relative to Surface State Base Address and the alignment is 32B. If HW Binding Table is enabled the offset is relative to the Binding Table Pool Base Address and the alignment is 64B.</p>				
4:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				



3DSTATE_BINDING_TABLE_POINTERS_HS

3DSTATE_BINDING_TABLE_POINTERS_HS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
1	23:16	3D Command Sub Opcode	
		Default Value:	27h 3DSTATE_BINDING_TABLE_POINTERS_HS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:16	Reserved	
		Project:	All
		Format:	MBZ
	15:5	Pointer to HS Binding Table	
		Project:	HSW
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 When HW binding table is disabled



3DSTATE_BINDING_TABLE_POINTERS_HS

	<p>Format: SurfaceStateOffset[16:6]BINDING_TABLE_STATE*256 When HW-generated binding table is enabled</p> <p>Specifies an aligned address offset of the function's BINDING_TABLE_STATE. The offset's base and alignment differ depending on whether HW Binding Table is enabled:</p> <p>If HW Binding Table is disabled, the offset is relative to Surface State Base Address and the alignment is 32B.</p> <p>If HW Binding Table is enabled the offset is relative to the Binding Table Pool Base Address and the alignment is 64B.</p>				
4:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				



3DSTATE_BINDING_TABLE_POINTERS_DS

3DSTATE_BINDING_TABLE_POINTERS_DS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
1	23:16	3D Command Sub Opcode	
		Default Value:	28h 3DSTATE_BINDING_TABLE_POINTERS_DS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:16	Reserved	
		Project:	All
	15:5	Pointer to DS Binding Table	
		Project:	HSW
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 When HW binding table is disabled



3DSTATE_BINDING_TABLE_POINTERS_DS

	<p>Format: SurfaceStateOffset[16:6]BINDING_TABLE_STATE*256 When HW-generated binding table is enabled</p> <p>Specifies an aligned address offset of the function's BINDING_TABLE_STATE. The offset's base and alignment differ depending on whether HW Binding Table is enabled:</p> <p>If HW Binding Table is disabled, the offset is relative to Surface State Base Address and the alignment is 32B.</p> <p>If HW Binding Table is enabled the offset is relative to the Binding Table Pool Base Address and the alignment is 64B.</p>				
4:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				



3DSTATE_BINDING_TABLE_POINTERS_GS

3DSTATE_BINDING_TABLE_POINTERS_GS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
1	23:16	3D Command Sub Opcode	
		Default Value:	29h 3DSTATE_BINDING_TABLE_POINTERS_GS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:16	Reserved	
		Project:	All
	15:5	Pointer to GS Binding Table	
		Project:	HSW
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 When HW binding table is disabled



3DSTATE_BINDING_TABLE_POINTERS_GS

	<p>Format: SurfaceStateOffset[16:6]BINDING_TABLE_STATE*256 When HW-generated binding table is enabled</p> <p>Specifies an aligned address offset of the function's BINDING_TABLE_STATE. The offset's base and alignment differ depending on whether HW Binding Table is enabled: If HW Binding Table is disabled, the offset is relative to Surface State Base Address and the alignment is 32B. If HW Binding Table is enabled the offset is relative to the Binding Table Pool Base Address and the alignment is 64B.</p>				
4:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				



3DSTATE_BINDING_TABLE_POINTERS_PS

3DSTATE_BINDING_TABLE_POINTERS_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
1	23:16	3D Command Sub Opcode	
		Default Value:	2Ah 3DSTATE_BINDING_TABLE_POINTERS_PS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
	31:16	Reserved	
		Project:	All
		Format:	MBZ
	15:5	Pointer to PS Binding Table	
		Project:	HSW
		Format:	SurfaceStateOffset[15:5]BINDING_TABLE_STATE*256 When HW binding table is disabled



3DSTATE_BINDING_TABLE_POINTERS_PS

	<p>Format: SurfaceStateOffset[16:6]BINDING_TABLE_STATE*256 When HW-generated binding table is enabled</p> <p>Specifies an aligned address offset of the function's BINDING_TABLE_STATE. The offset's base and alignment differ depending on whether HW Binding Table is enabled:</p> <p>If HW Binding Table is disabled, the offset is relative to Surface State Base Address and the alignment is 32B.</p> <p>If HW Binding Table is enabled the offset is relative to the Binding Table Pool Base Address and the alignment is 64B.</p>				
4:0	<p>Reserved</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All				
Format:	MBZ				



3DSTATE_SAMPLER_STATE_POINTERS_VS

3DSTATE_SAMPLER_STATE_POINTERS_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	2Bh 3DSTATE_SAMPLER_STATE_POINTERS_VS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Format:	=n
1	31:5	Pointer to VS Sampler State	
		Project:	All
		Format:	DynamicStateOffset[31:5]SAMPLER_STATE*16
		Specifies the 32-byte aligned address offset of the VS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.	
	4:0	Reserved	
		Project:	All
		Format:	MBZ



3DSTATE_SAMPLER_STATE_POINTERS_HS

3DSTATE_SAMPLER_STATE_POINTERS_HS		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode
	28:27	Command SubType Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	3D Command Opcode Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	3D Command Sub Opcode Default Value: 2Ch 3DSTATE_SAMPLER_STATE_POINTERS_HS Format: OpCode
	15:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: 0h DWORD_COUNT_n Format: =n
	31:5	Pointer to HS Sampler State Project: All Format: DynamicStateOffset[31:5]SAMPLER_STATE*16 Specifies the 32-byte aligned address offset of the HS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.
	4:0	Reserved Project: All



3DSTATE_SAMPLER_STATE_POINTERS_HS

		Format:	MBZ
--	--	---------	-----



3DSTATE_SAMPLER_STATE_POINTERS_DS

3DSTATE_SAMPLER_STATE_POINTERS_DS		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode
	28:27	Command SubType Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	3D Command Opcode Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	3D Command Sub Opcode Default Value: 2Dh 3DSTATE_SAMPLER_STATE_POINTERS_DS Format: OpCode
	15:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: 0h DWORD_COUNT_n Format: =n
	31:5	Pointer to DS Sampler State Project: All Format: DynamicStateOffset[31:5]SAMPLER_STATE*16 Specifies the 32-byte aligned address offset of the DS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.
	4:0	Reserved Project: All



3DSTATE_SAMPLER_STATE_POINTERS_DS

		Format:	MBZ
--	--	---------	-----



3DSTATE_SAMPLER_STATE_POINTERS_GS

3DSTATE_SAMPLER_STATE_POINTERS_GS		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode
	28:27	Command SubType Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	3D Command Opcode Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	3D Command Sub Opcode Default Value: 2Eh 3DSTATE_SAMPLER_STATE_POINTERS_GS Format: OpCode
	15:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: 0h DWORD_COUNT_n Format: =n
	31:5	Pointer to GS Sampler State Project: All Format: DynamicStateOffset[31:5]SAMPLER_STATE*16 Specifies the 32-byte aligned address offset of the GS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.
	4:0	Reserved Project: All



3DSTATE_SAMPLER_STATE_POINTERS_GS

		Format:	MBZ
--	--	---------	-----



3DSTATE_SAMPLER_STATE_POINTERS_PS

3DSTATE_SAMPLER_STATE_POINTERS_PS		
DWord	Bit	Description
0	31:29	Command Type Default Value: 3h GFXPIPE Format: OpCode
	28:27	Command SubType Default Value: 3h GFXPIPE_3D Format: OpCode
	26:24	3D Command Opcode Default Value: 0h 3DSTATE_PIPELINED Format: OpCode
	23:16	3D Command Sub Opcode Default Value: 2Fh 3DSTATE_SAMPLER_STATE_POINTERS_PS Format: OpCode
	15:8	Reserved Project: All Format: MBZ
	7:0	DWord Length Default Value: 0h DWORD_COUNT_n Format: =n
	31:5	Pointer to PS Sampler State Project: All Format: DynamicStateOffset[31:5]SAMPLER_STATE*16 Specifies the 32-byte aligned address offset of the PS function's SAMPLER_STATE table. This offset is relative to the Dynamic State Base Address.
	4:0	Reserved Project: All



3DSTATE_SAMPLER_STATE_POINTERS_PS

		Format:	MBZ
--	--	---------	-----



3DSTATE_URB_VS

3DSTATE_URB_VS		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
Description		
VS URB Entry Allocation Size equal to 4(5 512-bit URB rows) may cause performance to decrease due to banking in the URB. Element sizes of 16 to 20 should be programmed with six 512-bit URB rows.		HSW
This command may not overlap with the push constants in the URB defined by the 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.		
Programming Notes		
3DSTATE_URB_HS, 3DSTATE_URB_DS, and 3DSTATE_URB_GS must also be programmed in order for the programming of this state to be valid.		
DWord	Bit	Description
0	31:29	Command Type
	Default Value:	3h GFXPIPE
	Format:	OpCode
	28:27	Command SubType
	Default Value:	3h GFXPIPE_3D
	Format:	OpCode
	26:24	3D Command Opcode
	Default Value:	0h 3DSTATE_PIPELINED
	Format:	OpCode
23:16	3D Command Sub Opcode	
	Default Value:	30h 3DSTATE_URB_VS
	Format:	OpCode
15:8	Reserved	
	Project:	All
	Format:	MBZ
7:0	DWord Length	
	Default Value:	0h DWORD_COUNT_n
	Project:	All
	Format:	=n



3DSTATE_URB_VS

1	31	Reserved																																						
		<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ																																		
Project:	HSW																																							
Format:	MBZ																																							
30:25	VS URB Starting Address																																							
	<table border="1"> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td colspan="2">Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th></tr> <tr> <td>[0,63]</td><td></td></tr> </table>	Project:	HSW	Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.		Value	Name	[0,63]																																
Project:	HSW																																							
Offset from the start of the URB memory where VS starts its allocation, specified in multiples of 8 KB.																																								
Value	Name																																							
[0,63]																																								
24:16	VS URB Entry Allocation Size	<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U9-1 count of 512-bit units</td></tr> <tr> <td colspan="2">Specifies the length of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).</td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th></tr> <tr> <td colspan="2" rowspan="2">Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.</td></tr> <tr> <td> <table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Project</th></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT3</td></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT2</td></tr> <tr> <td>[32,640]</td><td></td><td>DevHSW:GT1</td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th><th style="text-align: center;">Project</th></tr> <tr> <td colspan="2">Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td><td></td></tr> <tr> <td colspan="2">The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.</td><td>DevHSW:GT3:A</td></tr> </table></td></tr></table>	Project:	All	Format:	U9-1 count of 512-bit units	Specifies the length of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).		Programming Notes		Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Project</th></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT3</td></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT2</td></tr> <tr> <td>[32,640]</td><td></td><td>DevHSW:GT1</td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th><th style="text-align: center;">Project</th></tr> <tr> <td colspan="2">Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td><td></td></tr> <tr> <td colspan="2">The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.</td><td>DevHSW:GT3:A</td></tr> </table>	Project:	All	Format:	U16	Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).		Value	Name	Project	[64,1664]		DevHSW:GT3	[64,1664]		DevHSW:GT2	[32,640]		DevHSW:GT1	Programming Notes		Project	Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"			The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.		DevHSW:GT3:A
Project:	All																																							
Format:	U9-1 count of 512-bit units																																							
Specifies the length of each URB entry owned by VS. This field is always used (even if VS Function Enable is DISABLED).																																								
Programming Notes																																								
Programming Restriction: As the VS URB entry serves as both the per-vertex input and output of the VS shader, the VS URB Allocation Size must be sized to the maximum of the vertex input and output structures.																																								
		<table border="1"> <tr> <td>Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U16</td></tr> <tr> <td colspan="2">Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).</td></tr> <tr> <th style="text-align: center;">Value</th><th style="text-align: center;">Name</th><th style="text-align: center;">Project</th></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT3</td></tr> <tr> <td>[64,1664]</td><td></td><td>DevHSW:GT2</td></tr> <tr> <td>[32,640]</td><td></td><td>DevHSW:GT1</td></tr> <tr> <th colspan="2" style="text-align: center;">Programming Notes</th><th style="text-align: center;">Project</th></tr> <tr> <td colspan="2">Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"</td><td></td></tr> <tr> <td colspan="2">The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.</td><td>DevHSW:GT3:A</td></tr> </table>	Project:	All	Format:	U16	Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).		Value	Name	Project	[64,1664]		DevHSW:GT3	[64,1664]		DevHSW:GT2	[32,640]		DevHSW:GT1	Programming Notes		Project	Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"			The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.		DevHSW:GT3:A											
Project:	All																																							
Format:	U16																																							
Specifies the number of URB entries that are used by VS. This field is always used (even if VS Function Enable is DISABLED).																																								
Value	Name	Project																																						
[64,1664]		DevHSW:GT3																																						
[64,1664]		DevHSW:GT2																																						
[32,640]		DevHSW:GT1																																						
Programming Notes		Project																																						
Programming Restriction: VS Number of URB Entries must be divisible by 8 if the VS URB Entry Allocation Size is less than 9 512-bit URB entries."2:0" = reserved "000b"																																								
The VS Number of URB Entries must be less than 1280 and the VS cache needs to be disabled.		DevHSW:GT3:A																																						



3DSTATE_URB_HS

3DSTATE_URB_HS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	31h 3DSTATE_URB_HS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
1	31	Reserved	
		Project:	HSW
		Format:	MBZ



3DSTATE_URB_HS

	30:25	HS URB Starting Address Project: HSW Offset from the start of the URB memory where HS starts its allocation, specified in multiples of 8 KB. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Value	Name	[0,63]						
Value	Name										
[0,63]											
	24:16	HS URB Entry Allocation Size Project: All Format: U9-1 Count of 512-bit units Specifies the length of each URB entry owned by HS. This field is always used (even if HS Function Enable is DISABLED).									
	15:0	HS Number of URB Entries Project: All Specifies the number of URB entries that are used by HS. This field is always used (even if HS Function Enable is DISABLED). Programming Restriction: HS Number of URB Entries must be divisible by 8 if the HS URB Entry Allocation Size is less than 9 512-bit URB entries. "2:0" = reserved "000" <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,128]</td><td></td><td>DevHSW:GT2</td></tr><tr><td>[0,64]</td><td></td><td>DevHSW:GT1</td></tr></tbody></table>	Value	Name	Project	[0,128]		DevHSW:GT2	[0,64]		DevHSW:GT1
Value	Name	Project									
[0,128]		DevHSW:GT2									
[0,64]		DevHSW:GT1									



3DSTATE_URB_DS

3DSTATE_URB_DS						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
This command may not overlap with the push constants in the URB defined by the 3DSTATE_PUSH_CONSTANT_ALLOC_VS, 3DSTATE_PUSH_CONSTANT_ALLOC_DS, 3DSTATE_PUSH_CONSTANT_ALLOC_HS, and 3DSTATE_PUSH_CONSTANT_ALLOC_GS commands.						
Programming Notes						
3DSTATE_URB_VS, 3DSTATE_URB_HS, and 3DSTATE_URB_GS must also be programmed in order for the programming of this state to be valid.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	3D Command Opcode				
1		Default Value:	0h 3DSTATE_PIPELINED			
		Format:	OpCode			
	23:16	3D Command Sub Opcode				
		Default Value:	32h 3DSTATE_URB_DS			
		Format:	OpCode			
	15:8	Reserved				
		Project:	All			
1	7:0	DWord Length				
		Default Value:	0h DWORD_COUNT_n			
		Project:	All			
		Format:	=n			
	31	Reserved				
		Project:	HSW			
		Format:	MBZ			



3DSTATE_URB_DS

	30:25	DS URB Starting Address Project: HSW Offset from the start of the URB memory where DS starts its allocation, specified in multiples of 8 KB. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Value	Name	[0,63]												
Value	Name																
[0,63]																	
	24:16	DS URB Entry Allocation Size Project: All Format: U9-1 Count of 512-bit units Specifies the length of each URB entry owned by DS. This field is always used (even if DS Function Enable is DISABLED). <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,9]</td><td></td></tr></tbody></table>	Value	Name	[0,9]												
Value	Name																
[0,9]																	
	15:0	DS Number of URB Entries Project: All <table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).</td><td></td></tr><tr><td>If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.</td><td>HSW</td></tr></tbody></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,960]</td><td></td><td>DevHSW:GT2</td></tr><tr><td>[0,384]</td><td></td><td>DevHSW:GT1</td></tr></tbody></table> Programming Notes DS Number of URB Entries must be divisible by 8 if the DS URB Entry Allocation Size is programmed to a value less than 9, which is 10 512-bit URB entries. "2:0" = reserved "000"	Description	Project	Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).		If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.	HSW	Value	Name	Project	[0,960]		DevHSW:GT2	[0,384]		DevHSW:GT1
Description	Project																
Specifies the number of URB entries that are used by DS. This field is always used (even if DS Function Enable is DISABLED).																	
If Domain Shader Thread Dispatch is Enabled then the minimum number of handles that must be allocated is 10 URB entries.	HSW																
Value	Name	Project															
[0,960]		DevHSW:GT2															
[0,384]		DevHSW:GT1															



3DSTATE_URB_GS

3DSTATE_URB_GS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	33h 3DSTATE_URB_GS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h DWORD_COUNT_n
		Project:	All
		Format:	=n
1	31	Reserved	
		Project:	HSW
		Format:	MBZ



3DSTATE_URB_GS

30:25	GS URB Starting Address Project: HSW Offset from the start of the URB memory where GS starts its allocation, specified in multiples of 8 KB. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,63]</td><td></td></tr></tbody></table>	Value	Name	[0,63]						
Value	Name									
[0,63]										
24:16	GS URB Entry Allocation Size Project: All Format: U9-1 512-bit units Specifies the length of each URB entry owned by GS. This field is always used (even if GS Function Enable is DISABLED).									
15:0	GS Number of URB Entries Project: All Specifies the number of URB entries that are used by GS. This field is always used (even if GS Function Enable is DISABLED). <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,640]</td><td></td><td>DevHSW:GT2</td></tr><tr><td>[0,256]</td><td></td><td>DevHSW:GT1</td></tr></tbody></table> Programming Notes Only if GS is disabled can this field be programmed to 0. If GS is enabled this field shall be programmed to a value greater than 0. For GS Dispatch Mode "Single", this field shall be programmed to a value greater than or equal to 1. For other GS Dispatch Modes, refer to the definition of Dispatch Mode (3DSTATE_GS) for minimum values of this field. GS Number of URB Entries must be divisible by 8 if the GS URB Entry Allocation Size is less than 9 512-bit URB entries. "2:0" = reserved "000"	Value	Name	Project	[0,640]		DevHSW:GT2	[0,256]		DevHSW:GT1
Value	Name	Project								
[0,640]		DevHSW:GT2								
[0,256]		DevHSW:GT1								



3DSTATE_GATHER_CONSTANT_VS

3DSTATE_GATHER_CONSTANT_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	34h 3DSTATE_GATHER_CONSTANT_VS
		Format:	OpCode
1	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Project:	All
		Format:	=n
		Total Length - 2	
		Value	Name
		1h	[Default]
		1h - 80h	Excludes DWord (0,1)
	31:16	Constant Buffer Valid	
		Project:	All
		Format:	U16
		This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the	



3DSTATE_GATHER_CONSTANT_VS

		corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is not used.								
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,65535]</td><td></td></tr></tbody></table>	Value	Name	[0,65535]					
Value	Name									
[0,65535]										
15:12	Constant Buffer Binding Table Block	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4</td></tr></table> <p>This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary. [DevHSW]: All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td></td></tr></tbody></table>	Project:	All	Format:	U4	Value	Name	[0,15]	
Project:	All									
Format:	U4									
Value	Name									
[0,15]										
11:2	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
1:0	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
2	31:23	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	22:6	Gather Buffer Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GatherBufferOffset[22:6]</td></tr></table> <p>This field specifies the offset of the gather buffer within the Gather Pool.</p> <table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.</td></tr></tbody></table>	Project:	All	Format:	GatherBufferOffset[22:6]	Programming Notes	SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.		
Project:	All									
Format:	GatherBufferOffset[22:6]									
Programming Notes										
SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.										
	5	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	4	VS Constant Buffer Dx9 Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table>	Project:	All	Format:	U1				
Project:	All									
Format:	U1									



3DSTATE_GATHER_CONSTANT_VS

		<p>Formatted</p> <p>When this bit is set it indicates that the VS constant buffer is a HW generated Dx9 constant buffer. The resource streamer will wait for the Dx9 constant buffer generator to be done before issuing this command to ensure buffer synchronization. Additionally the Dx9 constant buffers are a single buffer but larger than 4KB. Internally the HW will treat the DX9 buffer as 2 constant buffers. When this bit is enable only the 1st constant buffer valid bit is set. The 2nd constant buffer surface pointer will automatically be the 1st pointer + 4KB.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0-1]</td><td></td></tr></tbody></table> <table border="1"><tr><td>3</td><td>Reserved</td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr><tr><td>2:0</td><td>Reserved</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Value	Name	[0-1]		3	Reserved	Project:	HSW	Format:	MBZ	2:0	Reserved	Project:	All	Format:	MBZ
Value	Name																	
[0-1]																		
3	Reserved																	
Project:	HSW																	
Format:	MBZ																	
2:0	Reserved																	
Project:	All																	
Format:	MBZ																	
3..n	31:24	<p>Constant Buffer Offset for Entry 2n+1</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>ConstantBufferOffset[7:0]</td></tr></table> <p>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 1.</p>	Project:	All	Format:	ConstantBufferOffset[7:0]												
Project:	All																	
Format:	ConstantBufferOffset[7:0]																	
	23:20	<p>Channel Mask for Entry 2n+1</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Mask:</td><td>Mask[3:0]</td></tr><tr><td>Format:</td><td>ConstantBuffer</td></tr></table> <p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p> <p style="text-align: center;">Programming Notes</p> <p>This field may only be zero if it is the last Dword of the command packet.</p>	Project:	All	Mask:	Mask[3:0]	Format:	ConstantBuffer										
Project:	All																	
Mask:	Mask[3:0]																	
Format:	ConstantBuffer																	
	19:16	<p>Binding Table Index Offset for Entry 2n+1</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p> <p>If VS Constant Buffer Dx9 Enable is set then a value of '1' specifies that the fetch to the</p>	Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer												
Project:	All																	
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer																	



3DSTATE_GATHER_CONSTANT_VS

	constant buffer should be offset by 4KB in order to address the upper 4K of the constant buffer. Any value greater than '1' is invalid when VS Constant Buffer Dx9 Enable is set.						
15:8	Constant Buffer Offset for Entry 2n+0 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Offset[7:0]ConstantBuffer</td></tr></table> <p>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).</p>	Project:	All	Format:	Offset[7:0]ConstantBuffer		
Project:	All						
Format:	Offset[7:0]ConstantBuffer						
7:4	Channel Mask for Entry 2n+0 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Mask:</td><td>Mask[3:0]</td></tr><tr><td>Format:</td><td>ConstantBuffer</td></tr></table> <p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p>	Project:	All	Mask:	Mask[3:0]	Format:	ConstantBuffer
Project:	All						
Mask:	Mask[3:0]						
Format:	ConstantBuffer						
3:0	Binding Table Index offset for Entry 2n+0 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced. If VS Constant Buffer Dx9 Enable is set then a value of '1' specifies that the fetch to the constant buffer should be offset by 4KB in order to address the upper 4K of the constant buffer. Any value greater than '1' is invalid when VS Constant Buffer Dx9 Enable is set.</p>	Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer		
Project:	All						
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer						



3DSTATE_GATHER_CONSTANT GS

3DSTATE_GATHER_CONSTANT GS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	35h 3DSTATE_GATHER_CONSTANT GS
		Format:	OpCode
1	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Project:	All
		Format:	=n
		Total Length - 2	
		Value	Name
		1h	Excludes DWord (0,1) [Default]
		1h - 80h	Excludes DWord (0,1)
	31:16	Constant Buffer Valid	
		Project:	All
		Format:	U16
		This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the	



3DSTATE_GATHER_CONSTANT_GS

		corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is not used.								
		<table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0-65535</td> <td></td> </tr> </tbody> </table>	Value	Name	0-65535					
Value	Name									
0-65535										
15:12	Constant Buffer Binding Table Block	<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>U4</td> </tr> </table> <p>This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary. [DevHSW]: All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.</p> <table border="1"> <thead> <tr> <th style="text-align: center;">Value</th> <th style="text-align: center;">Name</th> </tr> </thead> <tbody> <tr> <td>0-15</td> <td></td> </tr> </tbody> </table>	Project:	All	Format:	U4	Value	Name	0-15	
Project:	All									
Format:	U4									
Value	Name									
0-15										
11:2	Reserved	<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
1	Reserved	<table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
0	Reserved	<table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
2	31:23	Reserved <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	22:6	Gather Buffer Offset <table border="1"> <tr> <td>Project:</td> <td>All</td> </tr> <tr> <td>Format:</td> <td>GatherBufferOffset[22:6]</td> </tr> </table> <p>This field specifies the offset of the gather buffer within the Gather Pool.</p> <table border="1"> <tr> <td style="text-align: center;">Programming Notes</td> </tr> </table> <p>SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.</p>	Project:	All	Format:	GatherBufferOffset[22:6]	Programming Notes			
Project:	All									
Format:	GatherBufferOffset[22:6]									
Programming Notes										
	5	Reserved <table border="1"> <tr> <td>Project:</td> <td>HSW</td> </tr> <tr> <td>Format:</td> <td>MBZ</td> </tr> </table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	4	Reserved								



3DSTATE_GATHER_CONSTANT_GS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ										
Project:	All															
Format:	MBZ															
	3	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	HSW	Format:	MBZ								
Reserved																
Project:	HSW															
Format:	MBZ															
	2:0	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	All	Format:	MBZ								
Reserved																
Project:	All															
Format:	MBZ															
3..n	31:24	<table border="1"><tr><td>Constant Buffer Offset for Entry [2n+1]</td><td></td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Offset[7:0]ConstantBuffer</td></tr><tr><td>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry [2n+1].</td><td></td></tr></table>	Constant Buffer Offset for Entry [2n+1]		Project:	All	Format:	Offset[7:0]ConstantBuffer	This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry [2n+1].							
Constant Buffer Offset for Entry [2n+1]																
Project:	All															
Format:	Offset[7:0]ConstantBuffer															
This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry [2n+1].																
	23:20	<table border="1"><tr><td>Channel Mask for Entry [2n+1]</td><td></td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Mask:</td><td>Mask[3:0]</td></tr><tr><td>Format:</td><td>ConstantBuffer</td></tr><tr><td>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</td><td></td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">This field may only be zero if it is the last dword of the command packet.</td></tr></table>	Channel Mask for Entry [2n+1]		Project:	All	Mask:	Mask[3:0]	Format:	ConstantBuffer	Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.		Programming Notes		This field may only be zero if it is the last dword of the command packet.	
Channel Mask for Entry [2n+1]																
Project:	All															
Mask:	Mask[3:0]															
Format:	ConstantBuffer															
Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.																
Programming Notes																
This field may only be zero if it is the last dword of the command packet.																
	19:16	<table border="1"><tr><td>Binding Table Index Offset for Entry [2n+1]</td><td></td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr><tr><td>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</td><td></td></tr></table>	Binding Table Index Offset for Entry [2n+1]		Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer	This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.							
Binding Table Index Offset for Entry [2n+1]																
Project:	All															
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer															
This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.																
	15:8	<table border="1"><tr><td>Constant Buffer Offset for Entry [2n+0]</td><td></td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Offset[7:0]ConstantBuffer</td></tr><tr><td>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).</td><td></td></tr></table>	Constant Buffer Offset for Entry [2n+0]		Project:	All	Format:	Offset[7:0]ConstantBuffer	This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).							
Constant Buffer Offset for Entry [2n+0]																
Project:	All															
Format:	Offset[7:0]ConstantBuffer															
This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).																
	7:4	<table border="1"><tr><td>Channel Mask for Entry [2n+0]</td><td></td></tr></table>	Channel Mask for Entry [2n+0]													
Channel Mask for Entry [2n+0]																



3DSTATE_GATHER_CONSTANT_GS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Mask:</td><td>Mask[3:0]</td></tr><tr><td>Format:</td><td>ConstantBuffer</td></tr></table>	Project:	All	Mask:	Mask[3:0]	Format:	ConstantBuffer
Project:	All							
Mask:	Mask[3:0]							
Format:	ConstantBuffer							
		<p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p>						
3:0	Binding Table Index offset for Entry [2n+0]	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p>	Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer		
Project:	All							
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer							



3DSTATE_GATHER_CONSTANT_HS

3DSTATE_GATHER_CONSTANT_HS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	36h 3DSTATE_GATHER_CONSTANT_HS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	1h - 80h Excludes DWord (0,1)
		Project:	All
		Format:	=n
		Total Length - 2	
1	31:16	Constant Buffer Valid	
		Project:	All
		Format:	U16
		This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is	



3DSTATE_GATHER_CONSTANT_HS

		not used.								
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,65535]</td><td></td></tr> </tbody> </table>	Value	Name	[0,65535]					
Value	Name									
[0,65535]										
15:12	Constant Buffer Binding Table Block	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U4</td></tr> </table> <p>This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary. [DevHSW]: All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,15]</td><td></td></tr> </tbody> </table>	Project:	All	Format:	U4	Value	Name	[0,15]	
Project:	All									
Format:	U4									
Value	Name									
[0,15]										
11:2	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
1	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
0	Reserved	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
2	31:23	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	22:6	Gather Buffer Offset <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>GatherBufferOffset[22:6]</td></tr> </table> <p>This field specifies the offset of the gather buffer within the Gather Pool.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; padding: 2px;">Programming Notes</td></tr> </table> <p>SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.</p>	Project:	All	Format:	GatherBufferOffset[22:6]	Programming Notes			
Project:	All									
Format:	GatherBufferOffset[22:6]									
Programming Notes										
	5	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ				
Project:	HSW									
Format:	MBZ									
	4	Reserved <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Project:</td><td>All</td></tr> </table>	Project:	All						
Project:	All									



3DSTATE_GATHER_CONSTANT_HS

		Format:	MBZ
3	Reserved	Project:	HSW
		Format:	MBZ
2:0	Reserved	Project:	All
		Format:	MBZ
3..n	31:24	Constant Buffer Offset for Entry 2n+1	
		Project:	All
		Format:	Offset[7:0]
		This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 1. Surface Type:ConstantBuffer	
	23:20	Channel Mask for Entry 2n+1	
		Project:	All
		Mask:	Mask[3:0]
		Format:	ConstantBuffer
		Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.	
		Programming Notes	
		This field may only be zero if it is the last dword of the command packet.	
	19:16	Binding Table Index Offset for Entry 2n+1	
		Project:	All
		Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer
		This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.	
	15:8	Constant Buffer Offset for Entry 2n+0	
		Project:	All
		Format:	Offset[7:0]ConstantBuffer
		This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).	
	7:4	Channel Mask for Entry 2n+0	
		Project:	All



3DSTATE_GATHER_CONSTANT_HS

		Mask: Format:	Mask[3:0] ConstantBuffer
Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.			
3:0	Binding Table Index offset for Entry 2n+0 Project: All Format: Constant Buffer Index offset [3:0]Surface State for ConstantBuffer		
	This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.		



3DSTATE_GATHER_CONSTANT_DS

3DSTATE_GATHER_CONSTANT_DS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	37h 3DSTATE_GATHER_CONSTANT_DS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	2h - 80h Excludes DWord (0,1)
		Project:	All
		Format:	=n
	Total Length - 2		
1	31:16	Constant Buffer Valid	
		Project:	All
		Format:	U16 [0-65535]
	This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the		



3DSTATE_GATHER_CONSTANT_DS

		corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is not used.				
15:12	Constant Buffer Binding Table Block	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4 [0-15]</td></tr></table> <p>This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary. [DevHSW]: All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.</p>	Project:	All	Format:	U4 [0-15]
Project:	All					
Format:	U4 [0-15]					
11:2	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
1	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
0	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
2	31:23	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	22:6	Gather Buffer Offset <table border="1"><tr><td>Project:</td><td>All</td></tr></table> <p>This field specifies the offset of the gather buffer within the Gather Pool</p> <p style="text-align: center;">Programming Notes</p> <p>SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.</p>	Project:	All		
Project:	All					
	5	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	4	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	3	Reserved				



3DSTATE_GATHER_CONSTANT_DS

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ		
Project:	HSW							
Format:	MBZ							
	2:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
3..n	31:24	Constant Buffer Offset for Entry 2n+1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Offset[7:0]ConstantBuffer</td></tr></table> <p>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+1.</p>	Project:	All	Format:	Offset[7:0]ConstantBuffer		
Project:	All							
Format:	Offset[7:0]ConstantBuffer							
	23:20	Channel Mask for Entry 2n+1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>ConstantBuffer</td></tr></table> <table border="1"><tr><td>Mask=Mask[3:0]</td></tr></table> <p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p> <table border="1"><tr><td>Programming Notes</td></tr></table> <p>This field may only be zero if it is the last dword of the command packet.</p>	Project:	All	Format:	ConstantBuffer	Mask=Mask[3:0]	Programming Notes
Project:	All							
Format:	ConstantBuffer							
Mask=Mask[3:0]								
Programming Notes								
	19:16	Binding Table Index Offset for Entry 2n+1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p>	Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer		
Project:	All							
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer							
	15:8	Constant Buffer Offset for Entry 2n+0 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Offset[7:0]ConstantBuffer</td></tr></table> <p>This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).</p>	Project:	All	Format:	Offset[7:0]ConstantBuffer		
Project:	All							
Format:	Offset[7:0]ConstantBuffer							
	7:4	Channel Mask for Entry 2n+0 <table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All				
Project:	All							



3DSTATE_GATHER_CONSTANT_DS

	<table border="1"><tr><td>Format:</td><td>ConstantBuffer</td></tr><tr><td colspan="2">Mask=Mask[3:0]</td></tr><tr><td colspan="2">Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</td></tr></table>	Format:	ConstantBuffer	Mask=Mask[3:0]		Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.	
Format:	ConstantBuffer						
Mask=Mask[3:0]							
Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.							
3:0	<table border="1"><tr><td colspan="2">Binding Table Index offset for Entry 2n+0</td></tr><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p>	Binding Table Index offset for Entry 2n+0		Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer
Binding Table Index offset for Entry 2n+0							
Project:	All						
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer						



3DSTATE_GATHER_CONSTANT_PS

3DSTATE_GATHER_CONSTANT_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1		Default Value:	38h 3DSTATE_GATHER_CONSTANT_PS
		Format:	OpCode
	15:8	Reserved	
		Format:	MBZ
	7:0	DWord Length	
		Format:	=n
		Total Length - 2	
		Value	Name
		1h	[Default]
		1h - 80h	Excludes DWord (0,1)
	31:16	Constant Buffer Valid	
		Format:	U16
		This field specifies which of the 16 constant buffers are used in the push constant gather. If a bit is set it indicates the corresponding constant buffer is used. If a bit is clear it indicates the corresponding constant buffer is not used. If this field is zero it indicate that the gather buffer is not used.	
		Value	Name



3DSTATE_GATHER_CONSTANT_PS

		[0,65535]					
15:12	Constant Buffer Binding Table Block	Format:	U4				
	This field specifies the 16 entry block constant buffer in the binding table. The constant buffer entry block must be aligned on a 16 entry boundary.						
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td></td></tr></tbody></table>			Value	Name	[0,15]	
Value	Name						
[0,15]							
	<table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.</td><td>HSW</td></tr></tbody></table>			Programming Notes	Project	All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.	HSW
Programming Notes	Project						
All binding table entries referenced by this command must be explicitly updated through the binding table edit commands. The valid bits being cleared in the binding table do not cause the gather engine to read from offset zero.	HSW						
11:2	Reserved	Project:	All				
	Format:						
1:0	Reserved	Project:	HSW				
	Format:						
2	31:23	Reserved	MBZ				
	22:6	Gather Buffer Offset	Format: GatherBufferOffset[22:6]				
	This field specifies the offset of the gather buffer within the Gather Pool.						
	<table border="1"><thead><tr><th>Programming Notes</th></tr></thead><tbody><tr><td>SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.</td></tr></tbody></table>			Programming Notes	SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.		
Programming Notes							
SW increments the offset by the size of the gather buffer in 512 bit units for each gather buffer generated.							
5	Reserved	Project:	HSW				
	Format:						
4	PS Constant Buffer Dx9 Enable	Format:	Enable				
	When this bit is set it indicates that the PS constant buffer is a HW generated Dx9 constant buffer. The resource streamer will wait for the Dx9 constant buffer generator to be done before issuing this command to ensure buffer synchronization. Additionally the Dx9 constant buffers are a single buffer but larger than 4KB. Internally the HW will treat the DX9 buffer as 2 constant buffers. When this bit is enable only the 1st constant buffer valid bit is set. The 2nd constant buffer surface pointer will automatically be the 1st pointer + 4KB.						



3DSTATE_GATHER_CONSTANT_PS

	3	Reserved
		Project: HSW
		Format: MBZ
	2:0	Reserved
		Format: MBZ
3..n	31:24	Constant Buffer Offset for Entry 2n+1
		Project: All
		Format: ConstantBufferOffset[7:0]
		This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+1.
	23:20	Channel Mask for Entry 2n+1
		Project: All
		Format: Mask[3:0]
		Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.
		Programming Notes
		This field may only be zero if it is the last Dword of the command packet.
	19:16	Binding Table Index Offset for Entry 2n+1
		Project: All
		Format: ConstantBufferIndexOffset[3:0]
		This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.
		If PS Constant Buffer Dx9 Enable is set then a value of '1' specifies that the fetch to the constant buffer should be offset by 4KB in order to address the upper 4K of the constant buffer. Any value greater than '1' is invalid when PS Constant Buffer Dx9 Enable is set.
	15:8	Constant Buffer Offset for Entry 2n+0
		Project: All
		Format: ConstantBufferOffset[7:0]
		Format: Offset[7:0]ConstantBuffer
		This field specifies the Offset in 128-bit units of the 128b entry fetched from the constant buffer for entry 2n+0 (including when On-Die Table Read Enable is set).
	7:4	Channel Mask for Entry 2n+0
		Project: All



3DSTATE_GATHER_CONSTANT_PS

	<table border="1"><tr><td>Format:</td><td>Mask[3:0]</td></tr></table> <p>Each bit of this field correspond to the 4 channels of each entry fetched from memory. When the bit is a 1, the corresponding 32-bit value is loaded in FF's push constant buffer. When the bit is a 0, the corresponding 32-bit value is not loaded. If this field is zero it means the entry is not used.</p>	Format:	Mask[3:0]		
Format:	Mask[3:0]				
3:0	<p>Binding Table Index offset for Entry 2n+0</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Constant Buffer Index offset [3:0]Surface State for ConstantBuffer</td></tr></table> <p>This field specifies the Binding Table index offset from the Constant Buffer Binding Table Block starting point in the Binding Table. This value is added to the Constant Buffer Binding Table Block will result in the Binding Table Index pointing to the surface state containing the constant buffer to be referenced.</p> <p>If PS Constant Buffer Dx9 Enable is set then a value of '1' specifies that the fetch to the constant buffer should be offset by 4KB in order to address the upper 4K of the constant buffer. Any value greater than '1' is invalid when PS Constant Buffer Dx9 Enable is set.</p>	Project:	All	Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer
Project:	All				
Format:	Constant Buffer Index offset [3:0]Surface State for ConstantBuffer				



3DSTATE_DX9_CONSTANTF_VS

3DSTATE_DX9_CONSTANTF_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h GFXPIPE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1		Default Value:	39h 3DSTATE_DX9_CONSTANTF_VS
		Format:	OpCode
	15:11	Reserved	
		Format:	MBZ
	10:0	DWord Length	
		Format:	=n Total Length - 2
		Value	Name
		1h	Excludes DWord (0,1) [Default]
		1h-400h	multiples of 4
	31:16	Reserved	
		Format:	MBZ



3DSTATE_DX9_CONSTANTF_VS

	15	Global Constant Register Format: <input type="text"/> U1 When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.
	14:8	Reserved Format: <input type="text"/> MBZ
	7:0	Constant Register Index Format: <input type="text"/> U8 This field specifies the index of 1st 4 component float to be updated.
2..n	127:96	Constant n component3 Format: <input type="text"/> IEEE_Float This field specifies the value of 4th component of the nth float to be updated.
	95:64	Constant n component2 Format: <input type="text"/> IEEE_Float This field specifies the value of 3rd component of the nth float to be updated.
	63:32	Constant n component1 Format: <input type="text"/> IEEE_Float This field specifies the value of 2nd component of the nth float to be updated.
	31:0	Constant n component0 Format: <input type="text"/> IEEE_Float This field specifies the value of 1st component of the nth float to be updated.



3DSTATE_DX9_CONSTANTF_PS

3DSTATE_DX9_CONSTANTF_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h GFXPIPE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1		Default Value:	3Ah 3DSTATE_DX9_CONSTANTF_PS
		Format:	OpCode
	15:11	Reserved	
		Format:	MBZ
	10:0	DWord Length	
		Format:	=n Total Length - 2
		Value	Name
		1h	Excludes DWord (0,1) [Default]
		1h-400h	multiples of 4
	31:16	Reserved	
		Format:	MBZ



3DSTATE_DX9_CONSTANTF_PS

	15	Global Constant Register Format: <input type="text"/> U1 When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.
	14:8	Reserved Format: <input type="text"/> MBZ
	7:0	Constant Register Index Format: <input type="text"/> U8 This field specifies the index of 1st 4 component float to be updated.
2..n	127:96	Constant n component3 Format: <input type="text"/> IEEE_Float This field specifies the value of 4th component of the nth float to be updated.
	95:64	Constant n component2 Format: <input type="text"/> IEEE_Float This field specifies the value of 3rd component of the nth float to be updated.
	63:32	Constant n component1 Format: <input type="text"/> IEEE_Float This field specifies the value of 2nd component of the nth float to be updated.
	31:0	Constant n component0 Format: <input type="text"/> IEEE_Float This field specifies the value of 1st component of the nth float to be updated.



3DSTATE_DX9_CONSTANTI_VS

3DSTATE_DX9_CONSTANTI_VS														
DWord	Bit	Description												
0	31:29	Command Type												
		Default Value:	3h GFXPIPE											
		Format:	OpCode											
	28:27	Command SubType												
		Default Value:	3h GFXPIPE_3D											
		Format:	OpCode											
	26:24	3D Command Opcode												
		Default Value:	0h GFXPIPE_PIPELINED											
		Format:	OpCode											
	23:16	3D Command Sub Opcode												
		Default Value:	3Bh 3DSTATE_DX9_CONSTANTI_VS											
		Format:	OpCode											
	15:8	Reserved												
		Project:	All											
		Format:	MBZ											
	7:0	DWord Length												
		Format:	=n Total Length - 2											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>1h</td><td>[Default]</td><td>Excludes DWord (0,1)</td><td>HSW</td></tr><tr><td>0h-40h</td><td>multiples of 4</td><td></td><td>HSW</td></tr></tbody></table>		Value	Name	Description	Project	1h	[Default]	Excludes DWord (0,1)	HSW	0h-40h	multiples of 4	
Value	Name	Description	Project											
1h	[Default]	Excludes DWord (0,1)	HSW											
0h-40h	multiples of 4		HSW											
1	31:16	Reserved												



3DSTATE_DX9_CONSTANT_VS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
15		Global Constant Register <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.</p>	Project:	All	Format:	U1
Project:	All					
Format:	U1					
14:5		Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
4:0		Constant Register Index <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5</td></tr></table> <p>This field specifies the index of 1st 4 component integers to be updated.</p>	Project:	All	Format:	U5
Project:	All					
Format:	U5					
2..n	127:96	Constant n component 3 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 4th component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
95:64		Constant n component 2 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 3rd component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
63:32		Constant n component 1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 2nd component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
31:0		Constant n component 0 <table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All		
Project:	All					



3DSTATE_DX9_CONSTANTI_VS

Format:

U32

This field specifies the value of 1st component of the nth integer to be updated.



3DSTATE_DX9_CONSTANTI_PS

3DSTATE_DX9_CONSTANTI_PS														
DWord	Bit	Description												
0	31:29	Command Type												
		Default Value:	3h GFXPIPE											
		Format:	OpCode											
	28:27	Command SubType												
		Default Value:	3h GFXPIPE_3D											
		Format:	OpCode											
	26:24	3D Command Opcode												
1		Default Value:	0h GFXPIPE_PIPELINED											
		Format:	OpCode											
	23:16	3D Command Sub Opcode												
		Default Value:	3Ch 3DSTATE_DX9_CONSTANTI_PS											
		Format:	OpCode											
	15:8	Reserved												
		Project:	All											
1	7:0	DWord Length												
		Format:	=n Total Length - 2											
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>1h</td><td>[Default]</td><td>Excludes DWord (0,1)</td><td>HSW</td></tr><tr><td>0h-40h</td><td>multiples of 4</td><td></td><td>HSW</td></tr></tbody></table>		Value	Name	Description	Project	1h	[Default]	Excludes DWord (0,1)	HSW	0h-40h	multiples of 4	
Value	Name	Description	Project											
1h	[Default]	Excludes DWord (0,1)	HSW											
0h-40h	multiples of 4		HSW											
1	31:16	Reserved												



3DSTATE_DX9_CONSTANTI_PS

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	15	Global Constant Register <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.</p>	Project:	All	Format:	U1
Project:	All					
Format:	U1					
	14:5	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	4:0	Constant Register Index <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U5</td></tr></table> <p>This field specifies the index of 1st 4 component integer to be updated.</p>	Project:	All	Format:	U5
Project:	All					
Format:	U5					
2..n	127:96	Constant n component3 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 4th component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
	95:64	Constant n component2 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 3rd component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
	63:32	Constant n component1 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 2nd component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					
	31:0	Constant n component0 <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the value of 1st component of the nth integer to be updated.</p>	Project:	All	Format:	U32
Project:	All					
Format:	U32					



3DSTATE_DX9_CONSTANTB_VS

3DSTATE_DX9_CONSTANTB_VS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	0h GFXPIPE_PIPELINED					
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
		Default Value:	3Dh 3DSTATE_DX9_CONSTANTB_VS					
		Format:	OpCode					
	15:8	Reserved						
		Format:	MBZ					
1	7:0	DWord Length						
		Format:	=n Total Length - 2					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>[Default]</td></tr><tr><td>0h-10h</td><td>Excludes DWord (0,1)</td></tr></tbody></table>		Value	Name	0h	[Default]	0h-10h
Value	Name							
0h	[Default]							
0h-10h	Excludes DWord (0,1)							
	Reserved							
	Format:	MBZ						



3DSTATE_DX9_CONSTANTB_VS

	15	Global Constant Register Format: When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.
	14:4	Reserved Format: MBZ
	3:0	Constant Register Index Format: This field specifies the index of 1st 4 component integers to be updated.
2..n	31:0	Constant 0..n Project: This field specifies the value of the nth Boolean to be updated.



3DSTATE_DX9_CONSTANTB_PS

3DSTATE_DX9_CONSTANTB_PS

Project: HSW

Source: RenderCS

Length Bias: 2

This command sets a DX9 constant Boolean register for PS.

Programming Notes

- The 3DSTATE_DX9_CONSTANTB_PS is a variable length command.
- Programming this command in batch buffer requires that all float, integer and boolean constants initialized prior to any commands or events that cause the constants to be written to memory.

DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
26:24	3D Command Opcode		
		Default Value:	0h GFXPIPE_PIPELINED
		Format:	OpCode
23:16	3D Command Sub Opcode		
		Default Value:	3Eh 3DSTATE_DX9_CONSTANTB_PS
		Format:	OpCode
15:8	Reserved		
		Project:	All
		Format:	MBZ
7:0	DWord Length		
		Project:	All
		Format:	=n Total Length - 2
Value	Name		
0h	[Default]		
0h-10h	Excludes DWord (0,1)		



3DSTATE_DX9_CONSTANTB_PS

1	31:16	Reserved	
		Project:	All
	15	Format:	MBZ
		Global Constant Register	
		Project:	All
		Format:	U1
When this bit is set the global constant register set will be updated. When this bit is clear the local constant register set will be updated.			
14:4	Reserved		
	Project:	All	
	Format:	MBZ	
3:0	Constant Register Index		
	Project:	All	
	Format:	U4	
	This field specifies the index of 1st boolean to be updated.		
2..n	31:0	Constant 0..n	
		Project:	All
This field specifies the value of the nth Boolean to be updated.			



3DSTATE_DX9_LOCAL_VALID_VS

3DSTATE_DX9_LOCAL_VALID_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h GFXPIPE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	3Fh 3DSTATE_DX9_LOCAL_VALID_VS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
1..8	7:0	DWord Length	
		Default Value:	8h Excludes DWord (0,1)
		Project:	HSW
		Format:	=n Total Length - 2
1..8	31:0	Local ConstantF Valid Bits [31:0]	
		Project:	All
		Format:	U32
		Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.	
9	31:16	Local ConstantI Valid Bits [15:0]	
		Project:	HSW



3DSTATE_DX9_LOCAL_VALID_VS

	<p>Format: U16</p> <p>Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.</p>				
15:0	<p>Local ConstantB Valid Bits [15:0]</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U16</td></tr></table> <p>Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.</p>	Project:	HSW	Format:	U16
Project:	HSW				
Format:	U16				



3DSTATE_DX9_LOCAL_VALID_PS

3DSTATE_DX9_LOCAL_VALID_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h GFXPIPE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	40h 3DSTATE_DX9_LOCAL_VALID_PS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
7:0	Dword Length		
		Default Value:	8h Excludes Dword (0,1)
		Project:	HSW
		Format:	=n
	Total Length - 2		
1..8	31:0	Local ConstantF Valid Bits [31:0]	
		Project:	All
		Format:	U32
	Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.		
9	31:16	Local ConstantI Valid Bits [15:0]	



3DSTATE_DX9_LOCAL_VALID_PS

		<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U16</td></tr></table> <p>Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.</p>	Project:	HSW	Format:	U16
Project:	HSW					
Format:	U16					
	15:0	Local ConstantB Valid Bits [15:0] <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>U16</td></tr></table> <p>Each bit field when set indicates that the corresponding local register is valid. When the bit is clear it indicates the local register is invalid.</p>	Project:	HSW	Format:	U16
Project:	HSW					
Format:	U16					
10	31:16	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ
Project:	All					
Format:	MBZ					
	15:0	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					



3DSTATE_DX9_GENERATE_ACTIVE_VS

3DSTATE_DX9_GENERATE_ACTIVE_VS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	41h 3DSTATE_DX9_GENERATE_ACTIVE_VS
	15:8	Reserved	
		Format:	MBZ
		DWord Length	
1	7:0	Default Value:	0h Excludes DWord (0,1)
		Format:	=n Total Length - 2
	31:24	Reserved	
		Format:	MBZ
	23:13	Pointer to VS Constant Buffer	
		Format:	ConstantBufferOffset[23:13]
Specifies the 8KB aligned address offset of the VS function's Dx9 constant buffer. This offset is relative to the DX9 Constant buffer Base Address.			



3DSTATE_DX9_GENERATE_ACTIVE_VS

12	DX9 Enable Format: <input type="checkbox"/> Enable When this bit is set, the Resource Streamer will generate the VS constant buffer according to the DX9 rules: <ol style="list-style-type: none">1. Valid local register are made active.2. Global register becomes active, unless the corresponding local register is valid.3. Local register valids are reset. When this bit is cleared, the Resource Streamer will generate the VS constant buffer according to the DX8 rules: <ol style="list-style-type: none">1. Global register become active.2. Local register valids are reset. Programming Notes In DX8 mode software will set all constants as globals, even ones locally defined within a shader.				
11	Clamp Enable Format: <input type="checkbox"/> Enable When this bit is set, the Resource Streamer will generate the VS constant buffer with the global values clamped to [-1,1]. When this bit is cleared, the Resource Streamer will generate the VS constant buffer without the global value clamped. <table border="1"><tr><td>Programming Notes</td><td>Project</td></tr><tr><td>The clamping only affects the values written out to the constant buffer and not the on-die registers.</td><td>HSW</td></tr></table>	Programming Notes	Project	The clamping only affects the values written out to the constant buffer and not the on-die registers.	HSW
Programming Notes	Project				
The clamping only affects the values written out to the constant buffer and not the on-die registers.	HSW				
10:8	Reserved Project: <input type="checkbox"/> HSW Format: <input type="checkbox"/> MBZ				
7:0	Reserved Format: <input type="checkbox"/> MBZ				



3DSTATE_DX9_GENERATE_ACTIVE_PS

3DSTATE_DX9_GENERATE_ACTIVE_PS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	0h 3DSTATE_PIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	42h 3DSTATE_DX9_GENERATE_ACTIVE_PS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
1	7:0	Dword Length	
		Default Value:	0h Excludes Dword (0,1)
		Project:	All
		Format:	=n
Total Length - 2			
1	31:24	Reserved	
		Project:	All



3DSTATE_DX9_GENERATE_ACTIVE_PS

		Format:	MBZ
23:13	Pointer to PS Constant Buffer	Project:	All
	Format:	ConstantBufferOffset[23:13]BINDING_TABLE_STATE*	
	Specifies the 8KB aligned address offset of the PS function's Dx9 constant buffer. This offset is relative to the DX9 Constant buffer Base Address.		
12	DX9 Enable	Project:	All
	Format:	Enable	
	Format:	U1	
	When this bit is set, the Resource Streamer will generate the PS constant buffer according to the DX9 rules:		
	1. Valid local register are made active. 2. Global register becomes active, unless the corresponding local register is valid. 3. Local register valids are reset.		
	When this bit is cleared, the Resource Streamer will generate the PS constant buffer according to the DX8 rules:		
	1. Global register become active. 2. Local register valids are reset.		
		Programming Notes	
	In DX8 mode software will set all constants as globals, even ones locally defined within a shader.		
11	Clamp Enable	Project:	All
	Format:	Enable	
	Format:	U1	
	When this bit is set, the Resource Streamer will generate the PS constant buffer with the global values clamped to [-1,1]. When this bit is cleared, the Resource Streamer will generate the PS constant buffer without the global value clamped.		
		Programming Notes	
	The clamping only affects the values written out to the constant buffer and not the on-die registers.		HSW
10:8	Reserved	Project:	HSW
	Format:	MBZ	
7:0	Reserved		



3DSTATE_DX9_GENERATE_ACTIVE_PS

		Project:	All
		Format:	MBZ



3DSTATE_BINDING_TABLE_EDIT_VS

3DSTATE_BINDING_TABLE_EDIT_VS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
23:16	26:24	3D Command Opcode						
		Default Value:	0h 3DSTATE_PIPELINED					
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
		Default Value:	43h 3DSTATE_BINDING_TABLE_EDIT_VS					
		Format:	OpCode					
1	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td></tr><tr><td>0h - 100h</td><td>Range</td></tr></tbody></table>		Value	Name	0h	DWORD_COUNT_n [Default]	0h - 100h
Value	Name							
0h	DWORD_COUNT_n [Default]							
0h - 100h	Range							
	Binding Table Block Clear							
	Format:	U16						
	Each bit in this field corresponds to a 16 entry block of the binding table. Bit 0 of this field corresponds to entries 0-15, bit 1 to 16-31, and so on. When a bit is set it clears the corresponding bind table entries to 0. (effectively disabling them). The clear is applied before the individual binding table entries contained in this message are applied. When this bit is clear then the corresponding 16 entry block is not cleared.							



3DSTATE_BINDING_TABLE_EDIT_VS

15:2	Reserved	Format: MBZ															
1:0	Binding Table Edit Target Specifies which core should respond to this 3DSTATE_BINDING_TABLE_EDIT_VS command:	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>11b</td><td>All Cores</td><td>All cores should respond to this command</td></tr><tr><td>10b</td><td>Core 1</td><td>Only Core1 should respond to this command</td></tr><tr><td>01b</td><td>Core 0</td><td>Only Core0 should respond to this command</td></tr><tr><td>00b</td><td>Reserved</td><td>Reserved</td></tr></tbody></table>	Value	Name	Description	11b	All Cores	All cores should respond to this command	10b	Core 1	Only Core1 should respond to this command	01b	Core 0	Only Core0 should respond to this command	00b	Reserved	Reserved
Value	Name	Description															
11b	All Cores	All cores should respond to this command															
10b	Core 1	Only Core1 should respond to this command															
01b	Core 0	Only Core0 should respond to this command															
00b	Reserved	Reserved															
2..n	31:0	Entry [n] Format: BINDING_TABLE_EDIT_ENTRY															



3DSTATE_BINDING_TABLE_EDIT_GS

3DSTATE_BINDING_TABLE_EDIT_GS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTATE_PIPELINED					
1	23:16	3D Command Sub Opcode						
		Default Value:	44h 3DSTATE_BINDING_TABLE_EDIT_GS					
		Format:	OpCode					
	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td></tr><tr><td>0h - 100h</td><td>Range</td></tr></tbody></table>		Value	Name	0h	DWORD_COUNT_n [Default]	0h - 100h
Value	Name							
0h	DWORD_COUNT_n [Default]							
0h - 100h	Range							
Binding Table Block Clear								
	Format:	U16						
	Each bit in this field corresponds to a 16 entry block of the binding table. Bit 0 of this field corresponds to entries 0-15, bit 1 to 16-31, and so on. When a bit is set it clears the corresponding bind table entries to 0. (effectively disabling them). The clear is applied before the individual binding table entries contained in this message are applied. When this bit is clear then the corresponding 16 entry block is not cleared.							



3DSTATE_BINDING_TABLE_EDIT_GS

	15:2	Reserved	Format:	MBZ
	1:0	Binding Table Edit Target Specifies which core should respond to this 3DSTATE_BINDING_TABLE_EDIT_GS command:		
		Value	Name	Description
		11b	All Cores	All cores should respond to this command
		10b	Core 1	Only Core1 should respond to this command
		01b	Core 0	Only Core0 should respond to this command
		00b	Reserved	Reserved
2..n	31:0	Entry [n] Format: BINDING_TABLE_EDIT_ENTRY		



3DSTATE_BINDING_TABLE_EDIT_HS

3DSTATE_BINDING_TABLE_EDIT_HS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTATE_PIPELINED					
1	23:16	3D Command Sub Opcode						
		Default Value:	45h 3DSTATE_BINDING_TABLE_EDIT_HS					
		Format:	OpCode					
	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td></tr><tr><td>0h - 100h</td><td>Range</td></tr></tbody></table>		Value	Name	0h	DWORD_COUNT_n [Default]	0h - 100h
Value	Name							
0h	DWORD_COUNT_n [Default]							
0h - 100h	Range							
Binding Table Block Clear								
	Format:	U16						
	Each bit in this field corresponds to a 16 entry block of the binding table. Bit 0 of this field corresponds to entries 0-15, bit 1 to 16-31, and so on. When a bit is set it clears the corresponding bind table entries to 0. (effectively disabling them). The clear is applied before the individual binding table entries contained in this message are applied. When this bit is clear then the corresponding 16 entry block is not cleared.							



3DSTATE_BINDING_TABLE_EDIT_HS

	15:2	Reserved	Format:	MBZ																					
	1:0	Binding Table Edit Target Specifies which core should respond to this 3DSTATE_BINDING_TABLE_EDIT_HS command:																							
		<table border="1"><thead><tr><th>Value</th><th>Name</th><th colspan="2">Description</th></tr></thead><tbody><tr><td>11b</td><td>All Cores</td><td colspan="2">All cores should respond to this command</td></tr><tr><td>10b</td><td>Core 1</td><td colspan="2">Only Core1 should respond to this command</td></tr><tr><td>01b</td><td>Core 0</td><td colspan="2">Only Core0 should respond to this command</td></tr><tr><td>00b</td><td>Reserved</td><td colspan="2">Reserved</td></tr></tbody></table>				Value	Name	Description		11b	All Cores	All cores should respond to this command		10b	Core 1	Only Core1 should respond to this command		01b	Core 0	Only Core0 should respond to this command		00b	Reserved	Reserved	
Value	Name	Description																							
11b	All Cores	All cores should respond to this command																							
10b	Core 1	Only Core1 should respond to this command																							
01b	Core 0	Only Core0 should respond to this command																							
00b	Reserved	Reserved																							
2..n	31:0	Entry [n]	Format:	BINDING_TABLE_EDIT_ENTRY																					



3DSTATE_BINDING_TABLE_EDIT_DS

3DSTATE_BINDING_TABLE_EDIT_DS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTATE_PIPELINED					
1	23:16	3D Command Sub Opcode						
		Default Value:	46h 3DSTATE_BINDING_TABLE_EDIT_DS					
		Format:	OpCode					
	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td></tr><tr><td>0h - 100h</td><td>Range</td></tr></tbody></table>		Value	Name	0h	DWORD_COUNT_n [Default]	0h - 100h
Value	Name							
0h	DWORD_COUNT_n [Default]							
0h - 100h	Range							
Binding Table Block Clear								
	Format:	U16						
	Each bit in this field corresponds to a 16 entry block of the binding table. Bit 0 of this field corresponds to entries 0-15, bit 1 to 16-31, and so on. When a bit is set it clears the corresponding bind table entries to 0. (effectively disabling them). The clear is applied before the individual binding table entries contained in this message are applied. When this bit is clear then the corresponding 16 entry block is not cleared.							



3DSTATE_BINDING_TABLE_EDIT_DS

	15:2	Reserved	Format:	MBZ	
	1:0	Binding Table Edit Target Specifies which core should respond to this 3DSTATE_BINDING_TABLE_EDIT_DS command:			
		Value	Name	Description	
		11b	All Cores	All cores should respond to this command	
		10b	Core 1	Only Core1 should respond to this command	
		01b	Core 0	Only Core0 should respond to this command	
		00b	Reserved	Reserved	
2..n	31:0	Entry [n]			
		Format:	BINDING_TABLE_EDIT_ENTRY		



3DSTATE_BINDING_TABLE_EDIT_PS

3DSTATE_BINDING_TABLE_EDIT_PS								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	0h 3DSTATE_PIPELINED					
1	23:16	3D Command Sub Opcode						
		Default Value:	47h 3DSTATE_BINDING_TABLE_EDIT_PS					
		Format:	OpCode					
	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n					
		<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>0h</td><td>DWORD_COUNT_n [Default]</td></tr><tr><td>0h - 100h</td><td>Range</td></tr></tbody></table>		Value	Name	0h	DWORD_COUNT_n [Default]	0h - 100h
Value	Name							
0h	DWORD_COUNT_n [Default]							
0h - 100h	Range							
Binding Table Block Clear								
	Format:	U16						
	Each bit in this field corresponds to a 16 entry block of the binding table. Bit 0 of this field corresponds to entries 0-15, bit 1 to 16-31, and so on. When a bit is set it clears the corresponding bind table entries to 0. (effectively disabling them). The clear is applied before the individual binding table entries contained in this message are applied. When this bit is clear then the corresponding 16 entry block is not cleared.							



3DSTATE_BINDING_TABLE_EDIT_PS

	15:2	Reserved	Format:	MBZ	
	1:0	Binding Table Edit Target Specifies which core should respond to this 3DSTATE_BINDING_TABLE_EDIT_PS command:			
		Value	Name	Description	
		11b	All Cores	All cores should respond to this command	
		10b	Core 1	Only Core1 should respond to this command	
		01b	Core 0	Only Core0 should respond to this command	
		00b	Reserved	Reserved	
2..n	31:0	Entry [n] Format: BINDING_TABLE_EDIT_ENTRY			



3DSTATE_DRAWING_RECTANGLE

3DSTATE_DRAWING_RECTANGLE			
DWord	Bit	Description	
0	31:29	Command Type	
	Default Value:	3h GFXPIPE	
	Format:	OpCode	
	28:27	Command SubType	
	Default Value:	3h GFXPIPE_3D	
	Format:	OpCode	
	26:24	3D Command Opcode	
	Default Value:	1h 3DSTATE_NONPIPELINED	
	Format:	OpCode	
	23:16	3D Command Sub Opcode	
	Default Value:	00h 3DSTATE_DRAWING_RECTANGLE	
	Format:	OpCode	
	15:14	Core Mode Select	
	Project:	DevHSW+	
	Format:	U2	
	Specifies which core this command will be considered valid and update based on the state in this command.		
Value	Name	Description	
0h	Legacy	Both cores are enabled and will update the state.	
1h	Core 0 Enabled	State will be updated in Core 0 only	
2h	Core 1 Enabled	State will be updated in Core 1 only	
3h	Reserved		
13:8	Reserved		
	Format: MBZ		
7:0	DWord Length		
	Default Value: 2h Excludes DWord (0,1)		
	Project:	All	



3DSTATE_DRAWING_RECTANGLE

		Format: =n Total Length - 2				
1	31:16	Clipped Drawing Rectangle Y Min Project: All Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Ymin value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with Y coordinates less than Ymin will be clipped out. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value can be larger than Clipped Drawing Rectangle Y Max. If Ymin>Ymax, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.</td><td>HSW</td></tr></tbody></table>	Programming Notes	Project	This value can be larger than Clipped Drawing Rectangle Y Max. If Ymin>Ymax, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	HSW
Programming Notes	Project					
This value can be larger than Clipped Drawing Rectangle Y Max. If Ymin>Ymax, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	HSW					
	15:0	Clipped Drawing Rectangle X Min Project: All Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Xmin value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with X coordinates less than Xmin will be clipped out. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value can be larger than Clipped Drawing Rectangle X Max. If Xmin>Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.</td><td>HSW</td></tr></tbody></table>	Programming Notes	Project	This value can be larger than Clipped Drawing Rectangle X Max. If Xmin>Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	HSW
Programming Notes	Project					
This value can be larger than Clipped Drawing Rectangle X Max. If Xmin>Xmax, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	HSW					
2	31:16	Clipped Drawing Rectangle Y Max Project: All Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Ymax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Ymax will be clipped out. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value can be less than Clipped Drawing Rectangle Y Min. If Ymax<Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.</td><td>HSW</td></tr></tbody></table>	Programming Notes	Project	This value can be less than Clipped Drawing Rectangle Y Min. If Ymax<Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	HSW
Programming Notes	Project					
This value can be less than Clipped Drawing Rectangle Y Min. If Ymax<Ymin, the clipped drawing rectangle is null, all polygons are discarded. If Ymin==Ymax, the clipped drawing rectangle is 1 pixel wide in the Y direction.	HSW					
	15:0	Clipped Drawing Rectangle X Max Project: All Format: U16 in Pixels from Color Buffer origin (upper left corner) Specifies Xmax value of (inclusive) intersection of Drawing rectangle with the Color (Destination) Buffer, used for clipping. Pixels with coordinates greater than Xmax will be clipped out. <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>This value can be less than Clipped Drawing Rectangle X Min. If Xmax<Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.</td><td>HSW</td></tr></tbody></table>	Programming Notes	Project	This value can be less than Clipped Drawing Rectangle X Min. If Xmax<Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	HSW
Programming Notes	Project					
This value can be less than Clipped Drawing Rectangle X Min. If Xmax<Xmin, the clipped drawing rectangle is null, all polygons are discarded. If Xmin==Xmax, the clipped drawing rectangle is 1 pixel wide in the X direction.	HSW					
3	31:16	Drawing Rectangle Origin Y				



3DSTATE_DRAWING_RECTANGLE

	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>S15 in Pixels from Color Buffer origin (upper left corner).</td></tr></table> <p>Specifies Y origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.</p>	Project:	All	Format:	S15 in Pixels from Color Buffer origin (upper left corner).
Project:	All				
Format:	S15 in Pixels from Color Buffer origin (upper left corner).				
15:0	Drawing Rectangle Origin X <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>S15 in Pixels from Color Buffer origin (upper left corner).</td></tr></table> <p>Specifies X origin of Drawing Rectangle (in whole pixels) relative to origin of the Color Buffer, used to map incoming (Draw Rectangle-relative) vertex positions to the Color Buffer space.</p>	Project:	All	Format:	S15 in Pixels from Color Buffer origin (upper left corner).
Project:	All				
Format:	S15 in Pixels from Color Buffer origin (upper left corner).				



3DSTATE_SAMPLER_PALETTE_LOAD0

3DSTATE_SAMPLER_PALETTE_LOAD0				
Project:	HSW			
Source:	RenderCS			
Length Bias:	2			
		Description	Project	
The 3DSTATE_SAMPLER_PALETTE_LOAD0 instruction is used to load 32-bit values into the first texture palette. The texture palette is used whenever a texture with a palettes format (containing "Px [palette0]") is referenced by the sampler.			HSW	
This instruction is used to load all or a subset of the 256 entries of the first palette. Partial loads always start from the first (index 0) entry.			HSW	
DWord	Bit	Description		
0	31:29	Command Type		
		Default Value:	3h GFXPIPE	
		Format:	Opcode	
	28:27	Command SubType		
		Default Value:	3h GFXPIPE_3D	
		Format:	Opcode	
	26:24	3D Command Opcode		
0		Default Value:	1h 3DSTATE	
		Format:	Opcode	
	23:16	3D Command Sub Opcode		
		Default Value:	02h 3DSTATE_SAMPLER_PALETTE_LOAD0	
		Format:	Opcode	
	15:8	Reserved		
		Project:	All	
0		Format:	MBZ	
	7:0	DWord Length		
		Format:	=n	
		Total Length = 1 + entryCount - 2		
		Value	Name	Description
		[0,255]	Range	1-256 Entries
		Entry		
1..n	31:0	Format:	PALETTE_ENTRY	



3DSTATE_CHROMA_KEY

3DSTATE_CHROMA_KEY			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
	28:27	Format:	Opcode
		Command SubType	
	26:24	Default Value:	3h GFXPIPE_3D
		Format:	Opcode
	23:16	3D Command Opcode	
1	23:16	Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	Opcode
	15:8	3D Command Sub Opcode	
		Default Value:	04h 3DSTATE_CHROMA_KEY
	15:8	Format:	Opcode
		Reserved	
	7:0	Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	2h Excludes DWord (0,1)
	1	Format:	=n
		Total Length - 2	
		ChromaKey Table Index	
1	31:30	Project:	All
		Format:	U2 index
		Selects which entry in the ChromaKey table is to be loaded	



3DSTATE_CHROMA_KEY

		Value	Name																															
		[0,3]																																
	29:0	Reserved																																
		Project:																																
		Format:																																
2	31:0	ChromaKey Low Value		This field specifies the "low" (minimum) value of the chroma key range. Texel samples are considered "matching the key" if each component of the texel falls within the (inclusive) chroma range. See ChromaKey High Value for further format, programming info.																														
3	31:0	ChromaKey High Value		This field specifies the "high" (maximum) value of the chroma key range. Texel samples are considered "matching the key" if each component of the texel falls within the (inclusive) chroma range.																														
		Programming Notes		ChromaKey values are specified using 8-bit channels. When using surface formats with less than 8 bits per channel, the device will expand channels by replicating the required number of MSBs into the LSBs of each channel. Software must account for this conversion when it programs Chromakey Low/High Values (e.g., by performing the same replication).																														
		For channels that do not exist in the actual surface (e.g., Alpha channel for non-ARGB maps), software must explicitly program full range high/low values (High=FFh, Low=0h for formats using unsigned chroma key values, High=7Fh, Low=FFh for formats using sign magnitude chroma key values) in order to effectively remove the comparison of that field from the ChromaKey function.		For channels that do not exist in the actual surface (e.g., Alpha channel for non-ARGB maps), software must explicitly program full range high/low values (High=FFh, Low=0h for formats using unsigned chroma key values, High=7Fh, Low=FFh for formats using sign magnitude chroma key values) in order to effectively remove the comparison of that field from the ChromaKey function.																														
		For channels in SNORM format in the surface format, the value in the high/low value for that channel is interpreted in sign magnitude format. Negative zero value is not supported (use positive zero instead). For channels with mixed UNORM/SNORM formats (i.e. R5G5_SNORM_B6_UNORM), the ChromaKey is programmed as if all channels are SNORM.		For channels in SNORM format in the surface format, the value in the high/low value for that channel is interpreted in sign magnitude format. Negative zero value is not supported (use positive zero instead). For channels with mixed UNORM/SNORM formats (i.e. R5G5_SNORM_B6_UNORM), the ChromaKey is programmed as if all channels are SNORM.																														
		YUV ChromaKey will use an interpolated chrominance value from the map for comparison to the chroma key values for those texels without chrominance due to downsampling. The chrominance value used is the average of values to the left and right of the texel in question.		YUV ChromaKey will use an interpolated chrominance value from the map for comparison to the chroma key values for those texels without chrominance due to downsampling. The chrominance value used is the average of values to the left and right of the texel in question.																														
		It is UNDEFINED to program any component of the ChromaKey High Value to be less than the corresponding component of ChromaKey Low Value.		It is UNDEFINED to program any component of the ChromaKey High Value to be less than the corresponding component of ChromaKey Low Value.																														
		Format = interpreted according to associated texel format "class":		Format = interpreted according to associated texel format "class":																														
		Only the surface formats listed as supported for chroma key in the surface formats table can be used with this feature. Use of any other surface format with chroma key enabled is UNDEFINED.		Only the surface formats listed as supported for chroma key in the surface formats table can be used with this feature. Use of any other surface format with chroma key enabled is UNDEFINED.																														
		<table border="1" style="width: 100%;"><thead><tr><th>Surface Format</th><th>31:24</th><th>23:15</th><th>16:8</th><th>7:0</th></tr></thead><tbody><tr><td>ARGB and BC (DXT) formats</td><td>A</td><td>R</td><td>G</td><td>B</td></tr><tr><td>YCrCb formats</td><td>A</td><td>Cr</td><td>Y</td><td>Cb</td></tr></tbody></table>		Surface Format	31:24	23:15	16:8	7:0	ARGB and BC (DXT) formats	A	R	G	B	YCrCb formats	A	Cr	Y	Cb	<table border="1" style="width: 100%;"><thead><tr><th>Surface Format</th><th>31:24</th><th>23:15</th><th>16:8</th><th>7:0</th></tr></thead><tbody><tr><td>ARGB and BC (DXT) formats</td><td>A</td><td>R</td><td>G</td><td>B</td></tr><tr><td>YCrCb formats</td><td>A</td><td>Cr</td><td>Y</td><td>Cb</td></tr></tbody></table>	Surface Format	31:24	23:15	16:8	7:0	ARGB and BC (DXT) formats	A	R	G	B	YCrCb formats	A	Cr	Y	Cb
Surface Format	31:24	23:15	16:8	7:0																														
ARGB and BC (DXT) formats	A	R	G	B																														
YCrCb formats	A	Cr	Y	Cb																														
Surface Format	31:24	23:15	16:8	7:0																														
ARGB and BC (DXT) formats	A	R	G	B																														
YCrCb formats	A	Cr	Y	Cb																														



3DSTATE_POLY_STIPPLE_OFFSET

3DSTATE_POLY_STIPPLE_OFFSET			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1		Default Value:	06h 3DSTATE_POLY_STIPPLE_OFFSET
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	Dword Length	
		Default Value:	0h Excludes Dword (0,1)
		Project:	All
		Format:	=n Total Length - 2
	31:13	Reserved	
		Project:	All
		Format:	MBZ
	12:8	Polygon Stipple X Offset	
		Project:	All
		Format:	U5
		Specifies a 5 bit x address offset in the poly stipple pattern	



3DSTATE_POLY_STIPPLE_OFFSET

		Value	Name	
		[0,31]		
7:5	Reserved			
	Project:	All		
	Format:	MBZ		
4:0	Polygon Stipple Y Offset	Specifies a 5 bit y address offset in the poly stipple pattern		
		Value	Name	
		[0,31]		



3DSTATE_POLY_STIPPLE_PATTERN

3DSTATE_POLY_STIPPLE_PATTERN			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
23:16	3D Command Sub Opcode		
		Default Value:	07h 3DSTATE_POLY_STIPPLE_PATTERN
		Format:	OpCode
15:8	Reserved		
		Project:	All
		Format:	MBZ
7:0	Dword Length		
		Default Value:	1Fh Excludes Dword (0,1)
		Project:	All
		Format:	=n Total Length - 2
1..32	31:0	Pattern Row	
		Project:	All
		Format:	32 bit mask Bit 31 = upper left corner, Bit 0 = upper right corner of first row.
		Specifies a pattern used by Polygon Stipple to mask out specific pixels of every 32x32 area rendered.	



3DSTATE_LINE_STIPPLE

3DSTATE_LINE_STIPPLE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	08h 3DSTATE_LINE_STIPPLE
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	Dword Length	
		Default Value:	1h Excludes Dword (0,1)
		Project:	All
		Format:	=n Total Length - 2
1	31	Modify Enable (Current Repeat Counter, Current Stipple Index)	
		Project:	All
		Format:	Enable
		Modify enable for Current Repeat Counter and Current Stipple Index fields.	
		Programming Notes	
		Software should never set this field to enabled. It is provided only for HW-generated commands as part of context save/restore.	
	30	Reserved	



3DSTATE_LINE_STIPPLE

		<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
29:21	Current Repeat Counter	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U9</td></tr></table> <p>This field sets the HW-internal repeat counter state. Note: Software should never attempt to set this value - this state is only provided for HW-generated commands as part of context save/restore.</p>	Project:	All	Format:	U9		
Project:	All							
Format:	U9							
20	Reserved	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
19:16	Current Stipple Index	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U4</td></tr></table> <p>This field sets the HW-internal stipple pattern index. Note: Software should never attempt to set this value - this state is only provided for HW-generated commands as part of context save/restore.</p>	Project:	All	Format:	U4		
Project:	All							
Format:	U4							
15:0	Line Stipple Pattern	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit</td></tr></table> <p>Specifies a pattern used to mask out bit specific pixels while rendering lines.</p>	Project:	All	Format:	16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit		
Project:	All							
Format:	16 bit mask Bit 15 = most significant bit, Bit 0 = least significant bit							
2	31:15	Line Stipple Inverse Repeat Count <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1.16</td></tr></table> <p>Range: [0.00390625, 1.0]</p> <p>Specifies the inverse (truncated) of the repeat count for the line stipple function.</p>	Project:	All	Format:	U1.16		
Project:	All							
Format:	U1.16							
	14:9	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ		
Project:	All							
Format:	MBZ							
	8:0	Line Stipple Repeat Count <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U9</td></tr></table> <p>Specifies the repeat count for the line stipple function.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead></table>	Project:	All	Format:	U9	Value	Name
Project:	All							
Format:	U9							
Value	Name							



3DSTATE_LINE_STIPPLE

		[1, 256]	
--	--	----------	--



3DSTATE_AA_LINE_PARAMETERS

3DSTATE_AA_LINE_PARAMETERS			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
1	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	0Ah 3DSTATE_AA_LINE_PARAMS
		Format:	OpCode
2	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	Dword Length	
		Default Value:	1h Excludes Dword (0,1)
		Project:	All
3		Format: =n Total Length - 2	
	31:24	Reserved	
		Project:	HSW
		Format:	MBZ
4	23:16	AA Coverage Bias	
		Project:	All
		Format:	U0.8



3DSTATE_AA_LINE_PARAMETERS

		This field specifies the bias term to be used in the aa coverage computation for edges 0 and 3.
	15:8	Reserved Project: HSW Format: MBZ
	7:0	AA Coverage Slope Project: All Format: U0.8 This field specifies the slope term to be used in the aa coverage computation for edges 0 and 3. If this field is zero, the Windower will revert to legacy aa line coverage computation (though still output expanded U0.8 coverage values).
2	31:24	Reserved Project: HSW Format: MBZ
	23:16	AA Coverage EndCap Bias Project: All Format: U0.8 This field specifies the bias term to be used in the aa coverage computation for edges 1 and 2.
	15:8	Reserved Project: HSW Format: MBZ
	7:0	AA Coverage EndCap Slope Project: All Format: U0.8 This field specifies the slope term to be used in the aa coverage computation for edges 1 and 2.



3DSTATE_SAMPLER_PALETTE_LOAD1

3DSTATE_SAMPLER_PALETTE_LOAD1			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	0Ch 3DSTATE_SAMPLER_PALETTE_LOAD1
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h Excludes DWord (0,1)
		Format:	=n Total Length - 2
1..n	31:24	Palette Alpha[0:N-1]	
		Project:	All
		Format:	U8
Alpha channel loaded into the Nth entry of the texture color palette.			
	23:16	Palette Red[0:N-1]	
		Project:	All



3DSTATE_SAMPLER_PALETTE_LOAD1

		Format: Alpha channel loaded into the Nth entry of the texture color palette.	U8
	15:8	Palette Green[0:N-1] Project: Format: Alpha channel loaded into the Nth entry of the texture color palette.	All U8
	7:0	Palette Blue[0:N-1] Project: Format: Alpha channel loaded into the Nth entry of the texture color palette.	All U8



3DSTATE_MULTISAMPLE

3DSTATE_MULTISAMPLE						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
The 3DSTATE_MULTISAMPLE command is used to specify multisample state associated with the current render target/depth buffer. This is non-pipelined state.						
Programming Restriction: Driver must ensure that all the caches in the depth pipe are flushed before this command is parsed. This requires driver to send a PIPE_CONTROL with a CS stall along with a Depth Flush prior to this command. When this command is issued, the currently active depth buffer, hierarchical depth buffer, stencil buffer, and render target(s) must be cleared (meaning that every pixel must be overwritten). Alternatively, other surfaces can be activated before issuing the next 3DPRIMITIVE that were previously rendered with the same values of all state fields in this command. In other words, it is illegal to render to these surfaces with multiple different values of the state fields in this command.						
Programming Notes						
When programming the sample offsets (for NUMSAMPLES_4 or _8 and MSRASTMODE_xxx_PATTERN), the order of the samples 0 to 3 (or 7 for 8X) must have monotonically increasing distance from the pixel center. This is required to get the correct centroid computation in the device.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	3D Command Opcode				
		Default Value:	1h 3DSTATE_NONPIPELINED			
		Format:	OpCode			
	23:16	3D Command Sub Opcode				
		Default Value:	0Dh 3DSTATE_MULTISAMPLE			
		Format:	OpCode			
	15:8	Reserved				
		Project:	All			
		Format:	MBZ			



3DSTATE_MULTISAMPLE

	7:0	Dword Length <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>=n Total Length - 2</td></tr></table> <p>Excludes Dword (0,1)</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>2h</td><td>[Default]</td><td>HSW</td></tr></tbody></table>	Project:	All	Format:	=n Total Length - 2	Value	Name	Project	2h	[Default]	HSW										
Project:	All																					
Format:	=n Total Length - 2																					
Value	Name	Project																				
2h	[Default]	HSW																				
1	31:6	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																
Project:	All																					
Format:	MBZ																					
	5	Multi Sample Enable <table border="1"><tr><td>Project:</td><td>DevHSW+</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>This field specifies if the multi sample enable state API is set or not.</p> <table border="1"><thead><tr><th colspan="2">Programming Notes</th></tr></thead><tbody><tr><td colspan="2">Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions. It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any screen space rectangles (eg: HiZ Clear, Resolve etc) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration. SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.</td></tr></tbody></table>	Project:	DevHSW+	Format:	Enable	Programming Notes		Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions. It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any screen space rectangles (eg: HiZ Clear, Resolve etc) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration. SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.													
Project:	DevHSW+																					
Format:	Enable																					
Programming Notes																						
Setting this field along with setting the Pixel Location to upper left and number of multisamples to greater than one will cause the device to offset pixel positions by 0.5 both in horizontal and vertical directions. It is to be noted this is done to adjust the pixel co-ordinate system to DX9 like, so any screen space rectangles (eg: HiZ Clear, Resolve etc) generated internally by driver in this mode needs to be aware of this offset adjustment and send the rectangles according to alignment restriction taking this offset adjustment into consideration. SW can choose to set this bit only for DX9 API. DX10/OGL API's should not have any effect by setting or not setting this bit.																						
		<table border="1"><thead><tr><th>Note:</th><th>Project</th></tr></thead><tbody><tr><td>Note: Due to a hardware issue, this bit can't be context stored/restored for A0 stepping. Hence software has to rely on the alternative procedure suggested in the Multisample Modes/State section.</td><td>DevHSW:GT3:A0</td></tr></tbody></table>	Note:	Project	Note: Due to a hardware issue, this bit can't be context stored/restored for A0 stepping. Hence software has to rely on the alternative procedure suggested in the Multisample Modes/State section.	DevHSW:GT3:A0																
Note:	Project																					
Note: Due to a hardware issue, this bit can't be context stored/restored for A0 stepping. Hence software has to rely on the alternative procedure suggested in the Multisample Modes/State section.	DevHSW:GT3:A0																					
	4	Pixel Location <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>This field specifies where the device evaluates "pixel" (vs. centroid or sample) values/attributes.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>PIXLOC_CENTER</td><td>Use the pixel center (0.5, 0.5 offset)</td><td>All</td></tr><tr><td>1h</td><td>PIXLOC_UL_CORNER</td><td>Use the pixel upper-left corner</td><td>All</td></tr></tbody></table> <table border="1"><thead><tr><th colspan="2">Programming Notes</th></tr></thead><tbody><tr><td colspan="2">The programming of this field is assumed to be a function of the API being supported. Specifically, it is expected that OpenGL and DX10+ APIs require CENTER selection, while DX9-</td></tr></tbody></table>	Project:	All	Format:	U1	Value	Name	Description	Project	0h	PIXLOC_CENTER	Use the pixel center (0.5, 0.5 offset)	All	1h	PIXLOC_UL_CORNER	Use the pixel upper-left corner	All	Programming Notes		The programming of this field is assumed to be a function of the API being supported. Specifically, it is expected that OpenGL and DX10+ APIs require CENTER selection, while DX9-	
Project:	All																					
Format:	U1																					
Value	Name	Description	Project																			
0h	PIXLOC_CENTER	Use the pixel center (0.5, 0.5 offset)	All																			
1h	PIXLOC_UL_CORNER	Use the pixel upper-left corner	All																			
Programming Notes																						
The programming of this field is assumed to be a function of the API being supported. Specifically, it is expected that OpenGL and DX10+ APIs require CENTER selection, while DX9-																						



3DSTATE_MULTISAMPLE

		APIs require UL_CORNER selection.																								
3:1	Number of Multisamples																									
	Project:	All																								
	Format:	U3 enumerated value																								
	This field specifies how many samples/pixel exist in all RTs and the Depth Buffer, as log2(#samples). This field is valid regardless of the setting of Multisample Rasterization Mode .																									
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>NUMSAMPLES_1</td><td>1 sample/pixel</td><td>All</td></tr><tr><td>1h</td><td>Reserved</td><td></td><td>All</td></tr><tr><td>2h</td><td>NUMSAMPLES_4</td><td>4 samples/pixel</td><td>All</td></tr><tr><td>3h</td><td>NUMSAMPLES_8</td><td>8 samples/pixel</td><td>HSW</td></tr><tr><td>[4h,7h]</td><td>Reserved</td><td></td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	NUMSAMPLES_1	1 sample/pixel	All	1h	Reserved		All	2h	NUMSAMPLES_4	4 samples/pixel	All	3h	NUMSAMPLES_8	8 samples/pixel	HSW	[4h,7h]	Reserved		All	
Value	Name	Description	Project																							
0h	NUMSAMPLES_1	1 sample/pixel	All																							
1h	Reserved		All																							
2h	NUMSAMPLES_4	4 samples/pixel	All																							
3h	NUMSAMPLES_8	8 samples/pixel	HSW																							
[4h,7h]	Reserved		All																							
	Programming Notes																									
	Setting Multisample Rasterization Mode to MSRASTMODE_xxx_PATTERN when Number of Multisamples == NUMSAMPLES_1 is UNDEFINED.																									
	The setting of this field must match the Number of Multisamples field in SURFACE_STATE of all bound render targets.																									
0	Reserved																									
	Project:	All																								
	Format:	MBZ																								
2	Sample3 X Offset																									
	Project:	All																								
	Format:	U0.4																								
	<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>	Description	Project	Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW																			
Description	Project																									
Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.																										
Valid when NUMSAMPLES_1	HSW																									
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]																					
Value	Name																									
[0,15]	[0,0.9375]																									
27:24	Sample3 Y Offset																									
	Project:	All																								
	Format:	U0.4																								
	<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead></table>	Description	Project																							
Description	Project																									



3DSTATE_MULTISAMPLE

		Subpixel Y offset of Sample <u>3</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.								
		Valid when NUMSAMPLES_1								
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td><td></td></tr></tbody></table>			Value	Name	Project	[0,15]	[0,0.9375]	
Value	Name	Project								
[0,15]	[0,0.9375]									
23:20	Sample2 X Offset	<table><thead><tr><th>Project:</th><th>All</th></tr></thead><tbody><tr><td>Format:</td><td>U0.4</td></tr></tbody></table>			Project:	All	Format:	U0.4		
Project:	All									
Format:	U0.4									
		<table><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel X offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>			Description	Project	Subpixel X offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW
Description	Project									
Subpixel X offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.										
Valid when NUMSAMPLES_1	HSW									
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td><td></td></tr></tbody></table>			Value	Name	Project	[0,15]	[0,0.9375]	
Value	Name	Project								
[0,15]	[0,0.9375]									
19:16	Sample2 Y Offset	<table><thead><tr><th>Project:</th><th>All</th></tr></thead><tbody><tr><td>Format:</td><td>U0.4</td></tr></tbody></table>			Project:	All	Format:	U0.4		
Project:	All									
Format:	U0.4									
		<table><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel Y offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>			Description	Project	Subpixel Y offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW
Description	Project									
Subpixel Y offset of Sample <u>2</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.										
Valid when NUMSAMPLES_1	HSW									
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td><td></td></tr></tbody></table>			Value	Name	Project	[0,15]	[0,0.9375]	
Value	Name	Project								
[0,15]	[0,0.9375]									
15:12	Sample1 X Offset	<table><thead><tr><th>Project:</th><th>All</th></tr></thead><tbody><tr><td>Format:</td><td>U0.4</td></tr></tbody></table>			Project:	All	Format:	U0.4		
Project:	All									
Format:	U0.4									
		<table><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel X offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr></tbody></table>			Description	Project	Subpixel X offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.			
Description	Project									
Subpixel X offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.										



3DSTATE_MULTISAMPLE

		Valid when NUMSAMPLES_1	HSW						
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]			
Value	Name								
[0,15]	[0,0.9375]								
11:8	Sample1 Y Offset								
	Project:	All							
	Format:	U0.4							
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>	Description	Project	Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW	
Description	Project								
Subpixel Y offset of Sample <u>1</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.									
Valid when NUMSAMPLES_1	HSW								
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]			
Value	Name								
[0,15]	[0,0.9375]								
7:4	Sample0 X Offset								
	Project:	All							
	Format:	U0.4							
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>	Description	Project	Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW	
Description	Project								
Subpixel X offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.									
Valid when NUMSAMPLES_1	HSW								
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]			
Value	Name								
[0,15]	[0,0.9375]								
3:0	Sample0 Y Offset								
	Project:	All							
	Format:	U0.4							
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.</td><td></td></tr><tr><td>Valid when NUMSAMPLES_1</td><td>HSW</td></tr></tbody></table>	Description	Project	Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.		Valid when NUMSAMPLES_1	HSW	
Description	Project								
Subpixel Y offset of Sample <u>0</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_4 or _8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.									
Valid when NUMSAMPLES_1	HSW								
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]			
Value	Name								
[0,15]	[0,0.9375]								



3DSTATE_MULTISAMPLE

		Value	Name
		[0,15]	[0,0.9375]
3	31:28	Sample7 X Offset Project: Format:	HSW U0.4 Subpixel X offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.
		[0,15]	[0,0.9375]
	27:24	Sample7 Y Offset Project: Format:	HSW U0.4 Subpixel Y offset of Sample <u>7</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.
		[0,15]	[0,0.9375]
	23:20	Sample6 X Offset Project: Format:	HSW U0.4 Subpixel X offset of Sample <u>6</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.
		[0,15]	[0,0.9375]
	19:16	Sample6 Y Offset Project: Format:	HSW U0.4 Subpixel Y offset of Sample <u>6</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.
		[0,15]	[0,0.9375]
	15:12	Sample5 X Offset Project: Format:	HSW U0.4 Subpixel X offset of Sample <u>5</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.
		[0,15]	[0,0.9375]



3DSTATE_MULTISAMPLE

11:8	Sample5 Y Offset				
	Project: HSW				
	Format: U0.4				
Subpixel Y offset of Sample <u>5</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.					
<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>		Value	Name	[0,15]	[0,0.9375]
Value	Name				
[0,15]	[0,0.9375]				
7:4	Sample4 X Offset				
	Project: HSW				
	Format: U0.4				
Subpixel X offset of Sample <u>4</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.					
<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>	Value	Name	[0,15]	[0,0.9375]	
Value	Name				
[0,15]	[0,0.9375]				
Sample4 Y Offset					
3:0	Project: HSW				
	Format: U0.4				
	Subpixel Y offset of Sample <u>4</u> relative to the UL pixel origin. Valid only when NUMSAMPLES_8. Setting ignored when not in MSRASTMODE_xxx_PATTERN mode.				
<table><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,15]</td><td>[0,0.9375]</td></tr></tbody></table>		Value	Name	[0,15]	[0,0.9375]
Value	Name				
[0,15]	[0,0.9375]				



3DSTATE_RAST_MULTISAMPLE

3DSTATE_RAST_MULTISAMPLE			
Project: HSW Source: RenderCS Length Bias: 2			
The 3DSTATE_RAST_MULTISAMPLE command is used to specify number of samples and offsets used for raster function and it is independent of render target/depth buffer. This is non-pipelined state.			
Programming Restriction: Driver must guarantee that all the caches in the depth pipe are flushed before this command is parsed. This requires driver to send a PIPE_CONTROL with a CS stall along with a Depth Flush prior to this command.			
This packet must be sent even if there is no Multisample Rasterization independent of render target multisampling. This command is ignored if Render Target Independent Rasterization is disabled.			
DWord	Bit	Programming Notes	Project
		3DSTATE_RAST_MULTISAMPLE is for [DevHSW] only.	HSW
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	0Eh 3DSTATE_RAST_MULTISAMPLE
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
7:0	Dword Length		
		Default Value:	4
		Project:	All
		Format:	=n Total Length - 2
		Excludes Dword (0,1)	



3DSTATE_RAST_MULTISAMPLE

1	31:4	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																					
Project:	All																										
Format:	MBZ																										
	3:1	Number of Rasterization Multisamples <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U3</td></tr></table> <p>This field specifies how many samples/pixel exist for rasterization only, as log2(#samples).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>0h</td><td>NUMRASTSAMPLES_1</td><td>1 rast-sample/pixel, No multisampling for rasterization.</td></tr><tr><td>1h</td><td>NUMRASTSAMPLES_2</td><td>2 rast-samples/pixel</td></tr><tr><td>2h</td><td>NUMRASTSAMPLES_4</td><td>4 rast-samples/pixel</td></tr><tr><td>3h</td><td>NUMRASTSAMPLES_8</td><td>8 rast-samples/pixel</td></tr><tr><td>4h</td><td>NUMRASTSAMPLES_16</td><td>16 rast-samples/pixel</td></tr><tr><td>5h-7h</td><td>Reserved</td><td></td></tr></tbody></table> <p>Programming Notes</p> <p>When, Number of Multisamples (output) = NUMSAMPLES_1 and RT Independent Rasterization Enable = 1, this field can have values of 1h, 2h, 3h or 4h.</p> <p>When, Number of Multisamples (output) = NUMSAMPLES_1 and RT Independent Rasterization Enable != 1, this field must be 0h.</p> <p>When, Number of Multisamples (output) != NUMSAMPLES_1 and RT Independent Rasterization Enable = 1, Number of Rasterization Multisamples field must be 0h.</p> <p>Depending on the NUMRASTSAMPLES_*, (x,y) offsets must be programmed accordingly. The rest of the offsets are ignored by hardware.</p>	Project:	All	Format:	U3	Value	Name	Description	0h	NUMRASTSAMPLES_1	1 rast-sample/pixel, No multisampling for rasterization.	1h	NUMRASTSAMPLES_2	2 rast-samples/pixel	2h	NUMRASTSAMPLES_4	4 rast-samples/pixel	3h	NUMRASTSAMPLES_8	8 rast-samples/pixel	4h	NUMRASTSAMPLES_16	16 rast-samples/pixel	5h-7h	Reserved	
Project:	All																										
Format:	U3																										
Value	Name	Description																									
0h	NUMRASTSAMPLES_1	1 rast-sample/pixel, No multisampling for rasterization.																									
1h	NUMRASTSAMPLES_2	2 rast-samples/pixel																									
2h	NUMRASTSAMPLES_4	4 rast-samples/pixel																									
3h	NUMRASTSAMPLES_8	8 rast-samples/pixel																									
4h	NUMRASTSAMPLES_16	16 rast-samples/pixel																									
5h-7h	Reserved																										
	0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ																					
Project:	All																										
Format:	MBZ																										
2	31:28	Sample3 X Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel X offset of Sample 3 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.</p> <p>Range: [0,0.9375]</p>	Project:	All	Format:	U0.4																					
Project:	All																										
Format:	U0.4																										
	27:24	Sample3 Y Offset <table border="1"><tr><td>Project:</td><td>All</td></tr></table>	Project:	All																							
Project:	All																										



3DSTATE_RAST_MULTISAMPLE

		<table border="1"><tr><td>Format:</td><td>U0.4</td></tr><tr><td colspan="2">Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.</td></tr><tr><td colspan="2">Range: [0,0.9375]</td></tr></table>	Format:	U0.4	Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.		Range: [0,0.9375]			
Format:	U0.4									
Subpixel Y offset of Sample 3 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.										
Range: [0,0.9375]										
23:20	Sample2 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr><tr><td colspan="2">Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.</td></tr><tr><td colspan="2">Range: [0,0.9375]</td></tr></table>	Project:	All	Format:	U0.4	Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.		Range: [0,0.9375]	
Project:	All									
Format:	U0.4									
Subpixel X offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 or _8 or _16.										
Range: [0,0.9375]										
19:16	Sample2 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr><tr><td colspan="2">Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 , _8 or _16.</td></tr><tr><td colspan="2">Range: [0,0.9375]</td></tr></table>	Project:	All	Format:	U0.4	Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 , _8 or _16.		Range: [0,0.9375]	
Project:	All									
Format:	U0.4									
Subpixel Y offset of Sample 2 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_4 , _8 or _16.										
Range: [0,0.9375]										
15:12	Sample1 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr><tr><td colspan="2">Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.</td></tr><tr><td colspan="2">Range: [0,0.9375]</td></tr></table>	Project:	All	Format:	U0.4	Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.		Range: [0,0.9375]	
Project:	All									
Format:	U0.4									
Subpixel X offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.										
Range: [0,0.9375]										
11:8	Sample1 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr><tr><td colspan="2">Subpixel Y offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.</td></tr><tr><td colspan="2">Range: [0,0.9375]</td></tr></table>	Project:	All	Format:	U0.4	Subpixel Y offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.		Range: [0,0.9375]	
Project:	All									
Format:	U0.4									
Subpixel Y offset of Sample 1 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_2, _4 , _8 or _16.										
Range: [0,0.9375]										
7:4	Sample0 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table>	Project:	All	Format:	U0.4				
Project:	All									
Format:	U0.4									



3DSTATE_RAST_MULTISAMPLE

		<p>Subpixel X offset of Sample 0 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_1, _2, _4, _8 or _16.</p> <p>Range: [0,0.9375]</p>				
	3:0	<p>Sample0 Y Offset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>.</p> <p>Subpixel Y offset of Sample 0 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_1, _2, _4, _8 or _16.</p> <p>Range: [0,0.9375]</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
3	31:28	<p>Sample7 X Offset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel X offset of Sample 7 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16.</p> <p>Range: [0,0.9375]</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	27:24	<p>Sample7 Y Offset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel Y offset of Sample 7 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16.</p> <p>Range: [0,0.9375]</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	23:20	<p>Sample6 X Offset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel X offset of Sample 6 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16.</p> <p>Range: [0,0.9375]</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	19:16	<p>Sample6 Y Offset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					



3DSTATE_RAST_MULTISAMPLE

		Subpixel Y offset of Sample 6 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16. Range: [0,0.9375]				
	15:12	Sample5 X Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel X offset of Sample 5 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16 Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	11:8	Sample5 Y Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel Y offset of Sample 5 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16. Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	7:4	Sample4 X Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel X offset of Sample 4 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16. Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
	3:0	Sample4 Y Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel Y offset of Sample 4 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_8 or _16. Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
4	31:28	Sample11 X Offset <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel X offset of Sample 11 relative to the UL pixel origin.	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					



3DSTATE_RAST_MULTISAMPLE

		Valid only when NUMRASTSAMPLES _16. Range: [0,0.9375]				
27:24	Sample11 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel Y offset of Sample 11 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16. Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
23:20	Sample10 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel X offset of Sample 10 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16. Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
19:16	Sample10 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel Y offset of Sample 10 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16 Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
15:12	Sample9 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel X offset of Sample 9 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16 Range: [0,0.9375]	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
11:8	Sample9 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> Subpixel Y offset of Sample 9 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					



3DSTATE_RAST_MULTISAMPLE

		Range: [0,0.9375]
	7:4	Sample8 X Offset Project: All Format: U0.4 Subpixel X offset of Sample 8 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16. Range: [0,0.9375]
	3:0	Sample8 Y Offset Project: All Format: U0.4 Subpixel Y offset of Sample 8 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16 Range: [0,0.9375]
5	31:28	Sample15 X Offset Project: All Format: U0.4 Subpixel X offset of Sample 15 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _4 or _8 or _16. Range: [0,0.9375]
	27:24	Sample15 Y Offset Project: All Format: U0.4 Subpixel Y offset of Sample 15 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16. Range: [0,0.9375]
	23:20	Sample14 X Offset Project: All Format: U0.4 Subpixel X offset of Sample 14 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES _16.



3DSTATE_RAST_MULTISAMPLE

		Range: [0,0.9375]				
19:16	Sample14 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel Y offset of Sample 14 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_16</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
		Range: [0,0.9375]				
15:12	Sample13 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel X offset of Sample 13 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_16</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
		Range: [0,0.9375]				
11:8	Sample13 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel Y offset of Sample 13 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_16</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
		Range: [0,0.9375]				
7:4	Sample12 X Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel X offset of Sample 12 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_16.</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
		Range: [0,0.9375]				
3:0	Sample12 Y Offset	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U0.4</td></tr></table> <p>Subpixel Y offset of Sample 12 relative to the UL pixel origin. Valid only when NUMRASTSAMPLES_16</p>	Project:	All	Format:	U0.4
Project:	All					
Format:	U0.4					
		Range: [0,0.9375]				



3DSTATE_MONOFILTER_SIZE

3DSTATE_MONOFILTER_SIZE			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
1	23:16	3D Command Sub Opcode	
		Default Value:	11h 3DSTATE_MONOFILTER_SIZE
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	0h Excludes DWord (0,1)
		Project:	All
		Format:	=n
Total Length - 2			
31:6	Reserved		
	Project:	All	
	Format:	MBZ	
5:3	Monochrome Filter Width		
	Project:	All	
	Format:	U3	



3DSTATE_MONOFILTER_SIZE

	This field specifies the width of the monochrome filter. It is ignored if the monochrome filter is not enabled.				
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[1,7]</td><td></td></tr></tbody></table>	Value	Name	[1,7]	
Value	Name				
[1,7]					
2:0	Monochrome Filter Height				
	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U3</td></tr></table>	Project:	All	Format:	U3
Project:	All				
Format:	U3				
	This field specifies the height of the monochrome filter. It is ignored if the monochrome filter is not enabled.				
	<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[1,7]</td><td></td></tr></tbody></table>	Value	Name	[1,7]	
Value	Name				
[1,7]					



3DSTATE_PUSH_CONSTANT_ALLOC_VS

3DSTATE_PUSH_CONSTANT_ALLOC_VS						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
This command sets up the URB configuration for VS Push Constant Buffer.						
Programming Notes						
Programming Restriction:						
<ul style="list-style-type: none">The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.The sum of the constant length programmed in 3DSTATE_CONSTANT_VS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines. See Push Constant URB Allocation section for more details.The 3DSTATE_CONSTANT_VS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_VS.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	3D Command Opcode				
		Default Value:	1h 3DSTATE_NONPIPELINED			
		Format:	OpCode			
	23:16	3D Command Sub Opcode				
		Default Value:	12h 3DSTATE_PUSH_CONSTANT_ALLOC_VS			
		Format:	OpCode			
	15:8	Reserved				
		Project:	All			



3DSTATE_PUSH_CONSTANT_ALLOC_VS

		Format:	MBZ	
	7:0	DWord Length		
		Default Value:	0h Excludes DWord (0,1)	
		Project:	All	
		Format:	=n Total Length - 2	
1	31:21	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	20:16	Constant Buffer Offset		
		Project:	DevHSW+	
		Format:	U5	
		Specifies the offset of the VS constant buffer into the URB.		
		Value	Name	Project
		[0,15]	(0KB - 15KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,31]	(0KB - 31KB) Increments of 2KB	DevHSW:GT3
	15:6	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	5:0	Constant Buffer Size		
		Project:	DevHSW+	
		Format:	U6	
		Specifies the size of the VS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for VS.		
		Value	Name	Project
		[0,16]	(0KB - 16KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,32]	(0KB - 32KB) Increments of 2KB	DevHSW:GT3
		Programming Notes		
		Constant Buffer Size bit 0 must be cleared.		



3DSTATE_PUSH_CONSTANT_ALLOC_HS

3DSTATE_PUSH_CONSTANT_ALLOC_HS						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
This command sets up the URB configuration for HS Push Constant Buffer.						
Programming Notes						
Programming Restriction:						
<ul style="list-style-type: none">The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.The sum of the constant length programmed in 3DSTATE_CONSTANT_HS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines. See Push Constant URB Allocation section for more details.The 3DSTATE_CONSTANT_HS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_HS.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	3D Command Opcode				
		Default Value:	1h 3DSTATE_NONPIPELINED			
		Format:	OpCode			
	23:16	3D Command Sub Opcode				
		Default Value:	13h 3DSTATE_PUSH_CONSTANT_ALLOC_HS			
	15:8	Reserved				
		Project:	All			



3DSTATE_PUSH_CONSTANT_ALLOC_HS

		Format:	MBZ	
	7:0	DWord Length		
		Default Value:	0h Excludes DWord (0,1)	
		Project:	All	
		Format:	=n Total Length - 2	
1	31:21	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	20:16	Constant Buffer Offset		
		Project:	DevHSW+	
		Format:	U5	
		Specifies the offset of the HS constant buffer into the URB.		
		Value	Name	Project
		[0,15]	(0KB - 15KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,31]	(0KB - 31KB) Increments of 2KB	DevHSW:GT3
	15:6	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	5:0	Constant Buffer Size		
		Project:	DevHSW+	
		Format:	U6	
		Specifies the size of the HS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for HS.		
		Value	Name	Project
		[0,16]	(0KB - 16KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,32]	(0KB - 32KB) Increments of 2KB	DevHSW:GT3
		Programming Notes		
		Constant Buffer Size bit 0 must be cleared.		



3DSTATE_PUSH_CONSTANT_ALLOC_DS

3DSTATE_PUSH_CONSTANT_ALLOC_DS						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
This command sets up the URB configuration for DS Push Constant Buffer.						
Programming Notes						
Programming Restriction:						
<ul style="list-style-type: none">The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.The sum of the constant length programmed in 3DSTATE_CONSTANT_DS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines. See Push Constant URB Allocation section for more details.The 3DSTATE_CONSTANT_DS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_DS.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
	26:24	3D Command Opcode				
		Default Value:	1h 3DSTATE_NONPIPELINED			
		Format:	OpCode			
	23:16	3D Command Sub Opcode				
		Default Value:	14h 3DSTATE_PUSH_CONSTANT_ALLOC_DS			
		Format:	OpCode			
	15:8	Reserved				
		Project:	All			



3DSTATE_PUSH_CONSTANT_ALLOC_DS

		Format:	MBZ	
	7:0	DWord Length		
		Default Value:	0h Excludes DWord (0,1)	
		Project:	All	
		Format:	=n Total Length - 2	
.1	31:21	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	20:16	Constant Buffer Offset		
		Project:	DevHSW+	
		Format:	U5	
		Specifies the offset of the DS constant buffer into the URB.		
		Value	Name	Project
		[0,15]	(0KB - 15KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,31]	(0KB - 31KB) Increments of 2KB	DevHSW:GT3
	15:6	Reserved		
		Project:	DevHSW+	
		Format:	MBZ	
	5:0	Constant Buffer Size		
		Project:	DevHSW+	
		Format:	U6	
		Specifies the size of the DS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for DS.		
		Value	Name	Project
		[0,16]	(0KB - 16KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,32]	(0KB - 32KB) Increments of 2KB	DevHSW:GT3
		Programming Notes		
		Constant Buffer Size bit 0 must be cleared.		



3DSTATE_PUSH_CONSTANT_ALLOC_GS

3DSTATE_PUSH_CONSTANT_ALLOC_GS			
Project:	HSW		
Source:	RenderCS		
Length Bias:	2		
This command sets up the URB configuration for GS Push Constant Buffer.			
Programming Notes			
<ul style="list-style-type: none">The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.The sum of the constant length programmed in 3DSTATE_CONSTANT_GS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines.The 3DSTATE_CONSTANT_GS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_GS.			
See Push Constant URB Allocation section for more details.			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	15h 3DSTATE_PUSH_CONSTANT_ALLOC_GS
		Format:	OpCode
	15:8	Reserved	
		Project:	All
	7:0	DWord Length	
		Format:	=n
		Total Length - 2	



3DSTATE_PUSH_CONSTANT_ALLOC_GS

		Value	Name	Description
		0h	3DSTATE_PUSH_CONSTANT_ALLOC_GS [Default]	Excludes DWord (0,1)
1	31:21	Reserved	Project: Format:	DevHSW+ MBZ
	20:16	Constant Buffer Offset	Project: Format:	DevHSW+ U5 Specifies the offset of the GS constant buffer into the URB.
		Value	Name	Project
		[0,15]	(0KB - 15KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,31]	(0KB - 31KB) Increments of 2KB	DevHSW:GT3
	15:6	Reserved	Project: Format:	DevHSW+ MBZ
	5:0	Constant Buffer Size	Project: Format:	DevHSW+ U6 Specifies the size of the GS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for GS.
		Value	Name	Project
		[0,16]	(0KB - 16KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2
		[0,32]	(0KB - 32KB) Increments of 2KB	DevHSW:GT3
		Programming Notes		
		Constant Buffer Size bit 0 must be cleared.		



3DSTATE_PUSH_CONSTANT_ALLOC_PS

3DSTATE_PUSH_CONSTANT_ALLOC_PS						
Project:	HSW					
Source:	RenderCS					
Length Bias:	2					
This command sets up the URB configuration for PS Push Constant Buffer.						
Programming Notes						
Restriction:						
<ul style="list-style-type: none">The sum of the Constant Buffer Offset and the Constant Buffer Size may not exceed the maximum value of the Constant Buffer Size.The sum of the constant length programmed in 3DSTATE_CONSTANT_PS must be equal or smaller than the size of the allocated space in the URB including the buffering for half cachelines. See Push Constant URB Allocation section for more details.The 3DSTATE_CONSTANT_PS must be reprogrammed prior to the next 3DPRIMITIVE command after programming the 3DSTATE_PUSH_CONSTANT_ALLOC_PS.						
DWord	Bit	Description				
0	31:29	Command Type				
		Default Value:	3h GFXPIPE			
		Format:	OpCode			
	28:27	Command SubType				
		Default Value:	3h GFXPIPE_3D			
		Format:	OpCode			
26:24	3D Command Opcode					
		Default Value:	1h 3DSTATE_NONPIPELINED			
		Format:	OpCode			
23:16	3D Command Sub Opcode					
		Default Value:	16h 3DSTATE_PUSH_CONSTANT_ALLOC_PS			
		Format:	OpCode			
15:8	Reserved					
		Project:	All			



3DSTATE_PUSH_CONSTANT_ALLOC_PS

		Format:	MBZ				
1	31:21	Dword Length					
		Default Value:	0h Excludes Dword (0,1)				
		Project:	All				
		Format:	=n Total Length - 2				
	20:16	Reserved	Project:	DevHSW+			
		Format:	MBZ				
	15:6	Constant Buffer Offset	Project:	DevHSW+			
		Format:	U5				
		Specifies the offset of the PS constant buffer into the URB.					
		Value	Name	Project			
		[0,15]	(0KB - 15KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2			
		[0,31]	(0KB - 31KB) Increments of 2KB	DevHSW:GT3			
	5:0	Reserved	Project:	DevHSW+			
		Format:	MBZ				
		Constant Buffer Size	Project:	DevHSW+			
		Format:	U6				
		Specifies the size of the PS constant buffer. This value will determine the amount of data the command stream can pre-fetch before the buffer is full. Value of zero is only valid when constants are not enabled for PS.					
		Value	Name	Project			
		[0,16]	(0KB - 16KB) Increments of 1KB	DevHSW:GT1, DevHSW:GT2			
		[0,32]	(0KB - 32KB) Increments of 2KB	DevHSW:GT3			
		Programming Notes			Project		
		Constant Buffer Size bit 0 must be cleared.			DevHSW:GT3		



3DSTATE_SO_DECL_LIST

3DSTATE_SO_DECL_LIST								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
	26:24	3D Command Opcode						
		Default Value:	1h 3DSTATE_NONPIPELINED					
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
1		Default Value:	17h 3DSTATE_SO_DECL_LIST					
		Format:	OpCode					
	15:9	Reserved						
		Format:	MBZ					
	8:0	DWord Length						
		Format:	=n Total Length - 2					
		<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>[1,257]</td> <td>Excludes DWORD (0,1) 0-128 Entries</td> <td>Value = 2 * (# of SO_DECL quads) + 1</td> </tr> </tbody> </table>		Value	Name	Description	[1,257]	Excludes DWORD (0,1) 0-128 Entries
Value	Name	Description						
[1,257]	Excludes DWORD (0,1) 0-128 Entries	Value = 2 * (# of SO_DECL quads) + 1						
31:16	Reserved							
	Format:	MBZ						
15:12	Stream to Buffer Selects [3]							
		Format:	U4 bitmask Index of SO Stream Identifies to which SO Buffers stream 3 outputs. See Stream To Buffer Selects [0] field description.					
	11:8	Stream to Buffer Selects [2]						
		Format:	U4 bitmask					



3DSTATE_SO_DECL_LIST

		Identifies to which SO Buffers stream 2 outputs. See Stream To Buffer Selects [0] field description.												
7:4	Stream to Buffer Selects [1]	<table border="1"><tr><td>Format:</td><td>U4 bitmask</td></tr></table> <p>Identifies to which SO Buffers stream 1 outputs. See Stream To Buffer Selects [0] field description.</p>	Format:	U4 bitmask										
Format:	U4 bitmask													
3:0	Stream to Buffer Selects [0]	<table border="1"><tr><td>Format:</td><td>U4 bitmask</td></tr></table> <p>Identifies to which SO Buffers stream 0 outputs (irrespective of whether those buffers are enabled via 3DSTATE_STREAMOUT). Software is required to scan the SO_DECL list in order to provide this summary information.</p> <p>Note: For "inactive" streams, software must program this field to all zero (no buffers written to) and the corresponding Num Entries field to zero (no valid SO DECLs).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>1xxxb</td><td>SO Buffer 3</td></tr><tr><td>x1xxb</td><td>SO Buffer 2</td></tr><tr><td>xx1xb</td><td>SO Buffer 1</td></tr><tr><td>xxx1b</td><td>SO Buffer 0</td></tr></tbody></table>	Format:	U4 bitmask	Value	Name	1xxxb	SO Buffer 3	x1xxb	SO Buffer 2	xx1xb	SO Buffer 1	xxx1b	SO Buffer 0
Format:	U4 bitmask													
Value	Name													
1xxxb	SO Buffer 3													
x1xxb	SO Buffer 2													
xx1xb	SO Buffer 1													
xxx1b	SO Buffer 0													
2	31:24	Num Entries [3] <table border="1"><tr><td>Format:</td><td>U8 #entries</td></tr></table> <p>Specifies the number of valid SO_DECL entries for Stream 3. (See notes in Num Entries [0] field description).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,128]</td><td>entries</td></tr></tbody></table>	Format:	U8 #entries	Value	Name	[0,128]	entries						
Format:	U8 #entries													
Value	Name													
[0,128]	entries													
	23:16	Num Entries [2] <table border="1"><tr><td>Format:</td><td>U8 #entries</td></tr></table> <p>Specifies the number of valid SO_DECL entries for Stream 2. (See notes in Num Entries [0] field description).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,128]</td><td>entries</td></tr></tbody></table>	Format:	U8 #entries	Value	Name	[0,128]	entries						
Format:	U8 #entries													
Value	Name													
[0,128]	entries													
	15:8	Num Entries [1] <table border="1"><tr><td>Format:</td><td>U8 #entries</td></tr></table> <p>Specifies the number of valid SO_DECL entries for Stream 1. (See notes in Num Entries [0] field description).</p> <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,128]</td><td>entries</td></tr></tbody></table>	Format:	U8 #entries	Value	Name	[0,128]	entries						
Format:	U8 #entries													
Value	Name													
[0,128]	entries													
	7:0	Num Entries [0] <table border="1"><tr><td>Format:</td><td>U8 #entries</td></tr></table>	Format:	U8 #entries										
Format:	U8 #entries													



3DSTATE_SO_DECL_LIST

		Specifies the number of valid SO_DECL entries for Stream 0. Note that the SO_DECLS are programmed in groups of four (one SO_DECL for each of the four streams). Therefore the number of 2-DWord groups of SO_DECLS supplied in this command is derived from the stream(s) with the most valid SO_DECLS. The NumEntries value specific to each stream will indicate how many SO_DECLS are valid for that particular stream. Any trailing invalid SO_DECLS supplied for streams with fewer valid SO_DECLS will be ignored. It is legal to specify Num Entries = 0 for all four streams simultaneously. In this case there will be no SO_DECLS included in the command (only DW 0-2). Note that all Stream to Buffer Selects bits must be zero in this case (as no streams produce output).				
		<table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,128]</td><td>entries</td></tr></tbody></table>	Value	Name	[0,128]	entries
Value	Name					
[0,128]	entries					
3..n	63:48	SO_DECL[3,n] Format: <table border="1"><tr><td>Format:</td><td>SO_DECL</td></tr></table> <p>This field contains Stream 3 SO_DECL [n]</p>	Format:	SO_DECL		
Format:	SO_DECL					
	47:32	SO_DECL[2,n] Format: <table border="1"><tr><td>Format:</td><td>SO_DECL</td></tr></table> <p>This field contains Stream 2 SO_DECL [n]</p>	Format:	SO_DECL		
Format:	SO_DECL					
	31:16	SO_DECL[1,n] Format: <table border="1"><tr><td>Format:</td><td>SO_DECL</td></tr></table> <p>This field contains Stream 1 SO_DECL [n]</p>	Format:	SO_DECL		
Format:	SO_DECL					
	15:0	SO_DECL[0,n] Format: <table border="1"><tr><td>Format:</td><td>SO_DECL</td></tr></table> <p>This field contains Stream 0 SO_DECL [n]</p>	Format:	SO_DECL		
Format:	SO_DECL					



3DSTATE_SO_BUFFER

3DSTATE_SO_BUFFER			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	18h 3DSTATE_SO_BUFFER
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	2h Excludes DWord (0,1)
		Format:	=n
	Total Length - 2		
1	31	Reserved	
		Project:	All
		Format:	MBZ
	30:29	SO Buffer Index	
		Project:	All
		Format:	U2
		Specifies which of the four SO Buffers is being defined.	
	28:25	SO Buffer Object Control State	



3DSTATE_SO_BUFFER

		<table border="1"><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for the SO buffer.</td></tr></table>	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for the SO buffer.					
Format:	MEMORY_OBJECT_CONTROL_STATE									
Specifies the memory object control state for the SO buffer.										
	24:22	Reserved <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ						
Format:	MBZ									
	21:12	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
	11:0	Surface Pitch <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U12 Pitch in Bytes</td></tr></table> <p>This field specifies the pitch of the SO buffer in #Bytes. <table border="1"><thead><tr><th>Value</th><th>Name</th></tr></thead><tbody><tr><td>[0,2048]</td><td>Must be 0 or a multiple of 4 Bytes.</td></tr></tbody></table> Programming Notes A Surface Pitch of 0 indicates an un-bound buffer. No writes are performed. Surface Base Address is ignored.</p>	Project:	All	Format:	U12 Pitch in Bytes	Value	Name	[0,2048]	Must be 0 or a multiple of 4 Bytes.
Project:	All									
Format:	U12 Pitch in Bytes									
Value	Name									
[0,2048]	Must be 0 or a multiple of 4 Bytes.									
2	31:2	Surface Base Address <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:2]</td></tr></table> <p>This field specifies the starting DWord address LSBs of the buffer in Graphics Memory.</p>	Project:	All	Format:	GraphicsAddress[31:2]				
Project:	All									
Format:	GraphicsAddress[31:2]									
	1:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									
3	31:2	Surface End Address <table border="1"><tr><td>Format:</td><td>GraphicsAddress[31:2]</td></tr></table> <p>This field specifies the ending DWord address of the buffer in Graphics Memory.</p>	Format:	GraphicsAddress[31:2]						
Format:	GraphicsAddress[31:2]									
	1:0	Reserved <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	All	Format:	MBZ				
Project:	All									
Format:	MBZ									



3DSTATE_BINDING_TABLE_POOL_ALLOC

3DSTATE_BINDING_TABLE_POOL_ALLOC			
DWord	Bit	Description	
0 Project: Source: Length Bias:	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1 Project: DevHSW		Default Value:	19h 3DSTATE_BINDING_TABLE_POOL_ALLOC
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Project:	All
		Format:	=n
		Value	Name
		1h	DWORD_COUNT_n [Default]
1 Project: DevHSW	31:12	Binding Table Pool Base Address	
		Project:	All
		Format:	GraphicsAddress[31:12]Binding_Table_Pool
Specifies the base address of the Binding Table pool.			
11		Binding Table Pool Enable	



3DSTATE_BINDING_TABLE_POOL_ALLOC

		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td><td>All</td></tr> <tr> <td>Format:</td><td>U1</td></tr> </table> <p>When this bit is set it enables the hardware will use the binding table pool address for fetching binding entries. This bit must be set if the resource streamer is enable.</p>	Project:	All	Format:	U1								
Project:	All													
Format:	U1													
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; text-align: right;">Programming Notes</td><td style="width: 40%; text-align: right;">Project</td></tr> <tr> <td>This bit must not be set when resource streamer is disabled and executing a 3DSTATE_BINDING_TABLE_POINTER.</td><td>HSW</td></tr> </table>	Programming Notes	Project	This bit must not be set when resource streamer is disabled and executing a 3DSTATE_BINDING_TABLE_POINTER.	HSW								
Programming Notes	Project													
This bit must not be set when resource streamer is disabled and executing a 3DSTATE_BINDING_TABLE_POINTER.	HSW													
	10:7	<p>Surface Object Control State</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr> </table> <p>Specifies the memory object control state for this surface.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; text-align: right;">Programming Notes</td><td style="width: 40%;"></td></tr> <tr> <td>Bit 10 (the high bit of this 4-bit field) is not programmable and is always zero.</td><td></td></tr> </table>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Programming Notes		Bit 10 (the high bit of this 4-bit field) is not programmable and is always zero.					
Project:	HSW													
Format:	MEMORY_OBJECT_CONTROL_STATE													
Programming Notes														
Bit 10 (the high bit of this 4-bit field) is not programmable and is always zero.														
	6:5	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Default Value:</td><td>11b</td></tr> <tr> <td>Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>Must Be One</td></tr> </table>	Default Value:	11b	Project:	HSW	Format:	Must Be One						
Default Value:	11b													
Project:	HSW													
Format:	Must Be One													
	4:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													
2 Project: DevHSW	31:12	<p>Binding Table Pool Upper Bound</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>GraphicsAddress[31:12]</td></tr> </table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an 3DSTATE_BINDING_TABLE_POINTER command when HW generate Binding tables are enabled. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; text-align: right;">Programming Notes</td><td style="width: 40%;"></td></tr> <tr> <td>If non-zero, this address must be greater than the Binding Table Pool Base Address.</td><td></td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%; text-align: right;">Restriction</td><td style="width: 40%;"></td></tr> <tr> <td>Restriction : The pool must be disabled if the value of this field is zero.</td><td></td></tr> </table>	Project:	HSW	Format:	GraphicsAddress[31:12]	Programming Notes		If non-zero, this address must be greater than the Binding Table Pool Base Address .		Restriction		Restriction : The pool must be disabled if the value of this field is zero.	
Project:	HSW													
Format:	GraphicsAddress[31:12]													
Programming Notes														
If non-zero, this address must be greater than the Binding Table Pool Base Address .														
Restriction														
Restriction : The pool must be disabled if the value of this field is zero.														
	11:0	<p>Reserved</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Project:</td><td>HSW</td></tr> <tr> <td>Format:</td><td>MBZ</td></tr> </table>	Project:	HSW	Format:	MBZ								
Project:	HSW													
Format:	MBZ													



3DSTATE_GATHER_POOL_ALLOC

3DSTATE_GATHER_POOL_ALLOC			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	1h 3DSTATE_NONPIPELINED
		Format:	OpCode
	23:16	3D Command Sub Opcode	
1 Project: DevHSW		Default Value:	1Ah 3DSTATE_GATHER_POOL_ALLOC
		Format:	OpCode
	15:8	Reserved	
		Format:	MBZ
	7:0	DWord Length	
		Format:	=n
		Value	Name
		1h	DWORD_COUNT_n [Default]
			HSW
	31:12	Gather Pool Base Address	
1 Project: DevHSW		Project:	HSW
		Format:	GraphicsAddress[31:12]Gather_Pool
		Specifies the base address of the Gather Pool.	
		Gather Pool Enable	
11		Project:	HSW
		Format:	Enable
		When this bit is set it enables HW gathering of push constants. When this bit is cleared it	



3DSTATE_GATHER_POOL_ALLOC						
		disables HW gathering of push constants.				
	10:4	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					
	3:0	Memory Object Control State <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr></table> <p>Specifies the memory object control state for this surface.</p> <p>Programming Notes</p> <p>Bit 3 is not programmable and is always zero.</p>	Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE
Project:	HSW					
Format:	MEMORY_OBJECT_CONTROL_STATE					
2 Project: DevHSW	31:12	Gather Pool Upper Bound <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr></table> <p>This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an 3DSTATE_CONSTANT_BUFFER_* command when HW generate Gathers are enabled. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored.</p> <p>Programming Notes</p> <p>If non-zero, this address must be greater than the Gather Pool Base Address.</p> <p>Restriction</p> <p>Restriction : The pool must be disabled if the value of this field is zero.</p>	Project:	HSW	Format:	GraphicsAddress[31:12]
Project:	HSW					
Format:	GraphicsAddress[31:12]					
	11:0	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ
Project:	HSW					
Format:	MBZ					



3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC

3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC								
DWord	Bit	Description						
0	31:29	Command Type						
		Default Value:	3h GFXPIPE					
		Format:	OpCode					
	28:27	Command SubType						
		Default Value:	3h GFXPIPE_3D					
		Format:	OpCode					
		GFXPIPE_3D						
1	26:24	3D Command Opcode						
		Default Value:	1h 3DSTATE_NONPIPELINED					
		Format:	OpCode					
	23:16	3D Command Sub Opcode						
		Default Value:	1Bh 3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC					
		Format:	OpCode					
	15:8	Reserved						
0		Format:	MBZ					
	7:0	DWord Length						
		Format:	=n					
		Total Length - 2						
		<table><thead><tr><th>Value</th><th>Name</th><th>Project</th></tr></thead><tbody><tr><td>1h</td><td>DWORD_COUNT_n [Default]</td><td>HSW</td></tr></tbody></table>		Value	Name	Project	1h	DWORD_COUNT_n [Default]
Value	Name	Project						
1h	DWORD_COUNT_n [Default]	HSW						
1	31:13	Dx9 Constant Buffer Pool Base Address						
		Format:	GraphicsAddress[31:13]Dx9_Constant_Buffer_Pool					
		Specifies the base address of the Dx9 Constant Buffer pool.						
1	12:11	Reserved						
		Format:	MBZ					
10		Dx9 Constant Buffer Pool Enable						



3DSTATE_DX9_CONSTANT_BUFFER_POOL_ALLOC

		<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">When this bit is set it enables HW Dx9 constants buffers. When this bit is cleared it disables HW Dx9 constant buffers, the local bits for the constant buffers are cleared and the buffers will not be save or restored as part of context.</td></tr></table>	Format:	Enable	When this bit is set it enables HW Dx9 constants buffers. When this bit is cleared it disables HW Dx9 constant buffers, the local bits for the constant buffers are cleared and the buffers will not be save or restored as part of context.																						
Format:	Enable																										
When this bit is set it enables HW Dx9 constants buffers. When this bit is cleared it disables HW Dx9 constant buffers, the local bits for the constant buffers are cleared and the buffers will not be save or restored as part of context.																											
	9:4	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	HSW	Format:	MBZ																			
Reserved																											
Project:	HSW																										
Format:	MBZ																										
	3:0	<table border="1"><tr><td>Surface Object Control State</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MEMORY_OBJECT_CONTROL_STATE</td></tr><tr><td colspan="2">Specifies the memory object control state for this surface.</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">Bit 3 is not programmable and is always zero.</td></tr></table>	Surface Object Control State		Project:	HSW	Format:	MEMORY_OBJECT_CONTROL_STATE	Specifies the memory object control state for this surface.		Programming Notes		Bit 3 is not programmable and is always zero.														
Surface Object Control State																											
Project:	HSW																										
Format:	MEMORY_OBJECT_CONTROL_STATE																										
Specifies the memory object control state for this surface.																											
Programming Notes																											
Bit 3 is not programmable and is always zero.																											
2 Project: DevHSW	31:12	<table border="1"><tr><td>Dx9 Constant Buffer Pool Upper Bound</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:12]</td></tr><tr><td colspan="2">This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an 3DSTATE_CONSTANT_BUFFER_* command when HW generate Dx9 Constant Buffers are enabled. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored.</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">If non-zero, this address must be greater than the Dx9 Constant Buffer Pool Base Address.</td></tr><tr><td colspan="2" style="text-align: center;">Restriction</td></tr><tr><td colspan="2">Restriction : The pool must be disabled if the value of this field is zero.</td></tr><tr><td></td><td>11:0</td><td><table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table></td></tr></table>	Dx9 Constant Buffer Pool Upper Bound		Project:	HSW	Format:	GraphicsAddress[31:12]	This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an 3DSTATE_CONSTANT_BUFFER_* command when HW generate Dx9 Constant Buffers are enabled. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored.		Programming Notes		If non-zero, this address must be greater than the Dx9 Constant Buffer Pool Base Address .		Restriction		Restriction : The pool must be disabled if the value of this field is zero.			11:0	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	HSW	Format:	MBZ
Dx9 Constant Buffer Pool Upper Bound																											
Project:	HSW																										
Format:	GraphicsAddress[31:12]																										
This field specifies the 4K-byte aligned (exclusive) maximum Graphics Memory address access by an 3DSTATE_CONSTANT_BUFFER_* command when HW generate Dx9 Constant Buffers are enabled. Indirect data accessed at this address and beyond will appear to be 0. Setting this field to 0 will cause this range check to be ignored.																											
Programming Notes																											
If non-zero, this address must be greater than the Dx9 Constant Buffer Pool Base Address .																											
Restriction																											
Restriction : The pool must be disabled if the value of this field is zero.																											
	11:0	<table border="1"><tr><td>Reserved</td><td></td></tr><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Reserved		Project:	HSW	Format:	MBZ																			
Reserved																											
Project:	HSW																										
Format:	MBZ																										



PIPE_CONTROL

PIPE_CONTROL			
DWord	Bit	Description	
0	31:29	Command Type	
		Default Value:	3h GFXPIPE
		Format:	OpCode
	28:27	Command SubType	
		Default Value:	3h GFXPIPE_3D
		Format:	OpCode
	26:24	3D Command Opcode	
		Default Value:	2h PIPE_CONTROL
		Format:	OpCode
	23:16	3D Command Sub Opcode	
		Default Value:	0h PIPE_CONTROL
		Format:	OpCode
	15:8	Reserved	
		Project:	All
		Format:	MBZ
	7:0	DWord Length	
		Default Value:	3h DWORD_COUNT_n
		Project:	HSW
		Format:	=n
1	31:28	Reserved	
		Project:	All
		Format:	MBZ
	27	Reserved	
		Project:	HSW
	26	Reserved	
		Project:	HSW



PIPE_CONTROL

		Format:	MBZ										
25	Reserved	Project:	All										
		Format:	MBZ										
24	Destination Address Type	Project:	HSW										
	Defines address space of Destination Address												
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>PPGTT</td><td>Use PPGTT address space for DW write</td><td>All</td></tr><tr><td>1h</td><td>GGTT</td><td>Use GGTT address space for DW write</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	PPGTT	Use PPGTT address space for DW write	All	1h	GGTT	Use GGTT address space for DW write	All
Value	Name	Description	Project										
0h	PPGTT	Use PPGTT address space for DW write	All										
1h	GGTT	Use GGTT address space for DW write	All										
	Programming Notes												
	Ignored if ""No Write" is selected in Operation.												
	Setting Destination Address Type to GGTT in a non-privileged batch buffer will set "Command Privilege Violation Error" interrupt irrespective of Post-Sync Operation status.												
23	LRI Post Sync Operation	Project:	HSW										
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>No LRI Operation</td><td>No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.</td><td>All</td></tr><tr><td>1h</td><td>MMIO Write Immediate Data</td><td>Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.</td><td>All</td></tr></tbody></table>	Value	Name	Description	Project	0h	No LRI Operation	No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.	All	1h	MMIO Write Immediate Data	Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.	All
Value	Name	Description	Project										
0h	No LRI Operation	No LRI operation occurs as a result of this instruction. The Post-Sync Operation field is valid and may be used to specify an operation.	All										
1h	MMIO Write Immediate Data	Write the DWord contained in Immediate Data Low (DW3) to the MMIO offset specified in the Address field.	All										
	Programming Notes												
	This bit causes a post sync operation with an LRI (Load Register Immediate) operation. If this bit is set then the Post-Sync Operation field must be cleared.												
22	Reserved	Project:	All										
21	Store Data Index	Project:	All										
		Format:	U1										
	Ring Buffer Mode Scheduling: This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is actually an index into the global hardware status page. This bit only applies to the Global HW status page. If this field is 1, the Destination Address Type in this command must be set to 1 (GGTT).												



PIPE_CONTROL

	<p>Exelist Mode Scheduling: This field is valid only if the post-sync operation is not 0. If this bit is set, the store data address is index into the global hardware status page when destination address type in the command is set to 1 (GGTT). The store data address is index into the per-process hardware status page when destination address type in the command is set to 0 (PPGTT).</p>																				
20	<p>Command Streamer Stall Enable</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>If ENABLED, the sync operation will not occur until all previous flush operations pending a completion of those previous flushes will complete, including the flush produced from this command. This enables the command to act similar to the legacy MI_FLUSH command.</p> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>One of the following must also be set:<ul style="list-style-type: none">• Render Target Cache Flush Enable ([12] of DW1)• Depth Cache Flush Enable ([0] of DW1)• Stall at Pixel Scoreboard ([1] of DW1)• Depth Stall ([13] of DW1)• Post-Sync Operation ([13] of DW1)</td><td>HSW</td></tr></tbody></table>	Project:	All	Format:	U1	Programming Notes	Project	One of the following must also be set: <ul style="list-style-type: none">• Render Target Cache Flush Enable ([12] of DW1)• Depth Cache Flush Enable ([0] of DW1)• Stall at Pixel Scoreboard ([1] of DW1)• Depth Stall ([13] of DW1)• Post-Sync Operation ([13] of DW1)	HSW												
Project:	All																				
Format:	U1																				
Programming Notes	Project																				
One of the following must also be set: <ul style="list-style-type: none">• Render Target Cache Flush Enable ([12] of DW1)• Depth Cache Flush Enable ([0] of DW1)• Stall at Pixel Scoreboard ([1] of DW1)• Depth Stall ([13] of DW1)• Post-Sync Operation ([13] of DW1)	HSW																				
19	<p>Global Snapshot Count Reset</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Don't Reset</td><td>Do not reset the snapshot counts or Statistics Counters.</td><td>All</td></tr><tr><td>1h</td><td>Reset</td><td>Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.</td><td>All</td></tr></tbody></table> <table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>TIMESTAMP is not reset by PIPE_CONTROL with this bit set. When Post Sync Operation is set to "Write PS Depth Count" along with Global Snapshot Count Reset, PS Depth Count is Reported first before resetting the value.</td><td>HSW</td></tr></tbody></table>	Project:	All	Format:	U1	Value	Name	Description	Project	0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.	All	1h	Reset	Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.	All	Programming Notes	Project	TIMESTAMP is not reset by PIPE_CONTROL with this bit set. When Post Sync Operation is set to "Write PS Depth Count" along with Global Snapshot Count Reset, PS Depth Count is Reported first before resetting the value.	HSW
Project:	All																				
Format:	U1																				
Value	Name	Description	Project																		
0h	Don't Reset	Do not reset the snapshot counts or Statistics Counters.	All																		
1h	Reset	Reset the snapshot count in Gen4 for all the units and reset the Statistics Counters except as noted above.	All																		
Programming Notes	Project																				
TIMESTAMP is not reset by PIPE_CONTROL with this bit set. When Post Sync Operation is set to "Write PS Depth Count" along with Global Snapshot Count Reset, PS Depth Count is Reported first before resetting the value.	HSW																				
18	<p>TLB Invalidate</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U1</td></tr></table> <p>If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur</p>	Project:	All	Format:	U1																
Project:	All																				
Format:	U1																				



PIPE_CONTROL

		irrespective of this bit setting If ENABLED, PIPE_CONTROL command will flush the in flight data written out by render engine to Global Observation point on flush done. Also Requires stall bit ([20] of DW1) set.																												
		<table border="1"><thead><tr><th>Programming Notes</th><th>Project</th></tr></thead><tbody><tr><td>If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.</td><td>HSW</td></tr></tbody></table>	Programming Notes	Project	If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.	HSW																								
Programming Notes	Project																													
If ENABLED, all TLBs belonging to Render Engine will be invalidated once the flush operation is complete. Note that if the flush TLB invalidation mode is clear, a TLB invalidate will occur irrespective of this bit setting.	HSW																													
17	Reserved	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>MBZ</td></tr></table>	Project:	HSW	Format:	MBZ																								
Project:	HSW																													
Format:	MBZ																													
16	Generic Media State Clear	<table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Disable</td></tr></table> <p>If set, all generic media state context information will not be included with the next context save, assuming no new state is initiated after the flush. If clear, the generic media state context save state will not be affected. An MI_FLUSH with this bit set should be issued once all the Media Objects that will be processed by a given persistent root thread have been issued or when an MI_SET_CONTEXT switching from a generic media context to a 3D context completes. When using MI_SET_CONTEXT, once state is programmed, it will be saved and restarted as part of any context each time that context is saved/restored until an MI_FLUSH with this bit set is issued in that context.</p>	Project:	HSW	Format:	Disable																								
Project:	HSW																													
Format:	Disable																													
15:14	Post Sync Operation	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Description</td><td>Project</td></tr><tr><td>This field specifies an optional action to be taken upon completion of the synchronization operation.</td><td></td></tr><tr><td>This field must be cleared if the LRI Post-Sync Operation bit is set.</td><td>HSW</td></tr></table> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>No Write</td><td>No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.</td><td>All</td></tr><tr><td>1h</td><td>Write Immediate Data</td><td>Write the QWord containing Immediate Data Low, High DWs to the Destination Address</td><td>All</td></tr><tr><td>2h</td><td>Write PS Depth Count</td><td>Write the 64-bit PS_DEPTH_COUNT register to the Destination Address</td><td>All</td></tr><tr><td>3h</td><td>Write Timestamp</td><td>Write the 64-bit TIMESTAMP register to the Destination Address</td><td>All</td></tr></tbody></table>	Project:	All	Description	Project	This field specifies an optional action to be taken upon completion of the synchronization operation.		This field must be cleared if the LRI Post-Sync Operation bit is set.	HSW	Value	Name	Description	Project	0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	All	1h	Write Immediate Data	Write the QWord containing Immediate Data Low, High DWs to the Destination Address	All	2h	Write PS Depth Count	Write the 64-bit PS_DEPTH_COUNT register to the Destination Address	All	3h	Write Timestamp	Write the 64-bit TIMESTAMP register to the Destination Address	All
Project:	All																													
Description	Project																													
This field specifies an optional action to be taken upon completion of the synchronization operation.																														
This field must be cleared if the LRI Post-Sync Operation bit is set.	HSW																													
Value	Name	Description	Project																											
0h	No Write	No write occurs as a result of this instruction. This can be used to implement a "trap" operation, etc.	All																											
1h	Write Immediate Data	Write the QWord containing Immediate Data Low, High DWs to the Destination Address	All																											
2h	Write PS Depth Count	Write the 64-bit PS_DEPTH_COUNT register to the Destination Address	All																											
3h	Write Timestamp	Write the 64-bit TIMESTAMP register to the Destination Address	All																											



PIPE_CONTROL

		Programming Notes													
		If executed in non-secure batch buffer, the address given will be in a PPGTT address space. If in a secure ring or batch, address given will be in GTT space													
13	Depth Stall Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>		Project:	All	Format:	Enable								
Project:	All														
Format:	Enable														
	This bit should be set when obtaining a "visible pixel" count to preclude the possible inclusion in the PS_DEPTH_COUNT value written to memory of some fraction of pixels from objects initiated after the PIPE_CONTROL command.														
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable</td><td>3D pipeline will not stall subsequent primitives at the Depth Test stage.</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>3D pipeline will stall any subsequent primitives at the Depth Test stage until the Sync and Post-Sync operations complete.</td><td>All</td></tr></tbody></table>		Value	Name	Description	Project	0h	Disable	3D pipeline will not stall subsequent primitives at the Depth Test stage.	All	1h	Enable	3D pipeline will stall any subsequent primitives at the Depth Test stage until the Sync and Post-Sync operations complete.	All	
Value	Name	Description	Project												
0h	Disable	3D pipeline will not stall subsequent primitives at the Depth Test stage.	All												
1h	Enable	3D pipeline will stall any subsequent primitives at the Depth Test stage until the Sync and Post-Sync operations complete.	All												
	Programming Notes														
	This bit should be DISABLED for operations other than writing PS_DEPTH_COUNT.														
	This bit will have no effect (besides preventing write cache flush) if set in a PIPE_CONTROL command issued to the Media pipe.														
12	RenderTarget Cache Flush Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>		Project:	All	Format:	Enable								
Project:	All														
Format:	Enable														
	Setting this bit will force Render Cache to be flushed to memory prior to this synchronization point completing. This bit should be set for all write fence sync operations to assure that results from operations initiated prior to this command are visible in memory once software observes this synchronization.														
	<table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Disable Flush</td><td>Render Target Cache is NOT flushed.</td><td>All</td></tr><tr><td>1h</td><td>Enable Flush</td><td>Render Target Cache is flushed.</td><td>All</td></tr></tbody></table>		Value	Name	Description	Project	0h	Disable Flush	Render Target Cache is NOT flushed.	All	1h	Enable Flush	Render Target Cache is flushed.	All	
Value	Name	Description	Project												
0h	Disable Flush	Render Target Cache is NOT flushed.	All												
1h	Enable Flush	Render Target Cache is flushed.	All												
	Programming Notes														
	This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries.														
	This bit must not be set when Depth Stall Enable bit is set in this packet.														
11	Instruction Cache Invalidate Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>		Project:	All	Format:	Enable								
Project:	All														
Format:	Enable														
	Setting this bit is independent of any other bit in this packet. This bit controls the invalidation														



PIPE_CONTROL

	of the L1 and L2 at the top of the pipe i.e. at the parsing time.										
10	Texture Cache Invalidation Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the texture caches at the top of the pipe i.e. at the parsing time.</p>	Project:	All	Format:	Enable						
Project:	All										
Format:	Enable										
9	Indirect State Pointers Disable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>At the completion of the post-sync operation associated with this pipe control packet, the indirect state pointers in the hardware are considered invalid; the indirect pointers are not saved in the context. If any new indirect state commands are executed in the command stream while the pipe control is pending, the new indirect state commands are preserved.</td><td></td></tr><tr><td>Using Invalidate State Pointer (ISP) only inhibits context restoring of Push Constant (3DSTATE_CONSTANT_*) commands. Push Constant commands are only considered as Indirect State Pointers. Once ISP is issued in a context, SW must initialize by programming push constant commands for all the shaders (at least to zero length) before attempting any rendering operation for the same context.</td><td>HSW</td></tr></tbody></table>	Project:	All	Format:	Enable	Description	Project	At the completion of the post-sync operation associated with this pipe control packet, the indirect state pointers in the hardware are considered invalid; the indirect pointers are not saved in the context. If any new indirect state commands are executed in the command stream while the pipe control is pending, the new indirect state commands are preserved.		Using Invalidate State Pointer (ISP) only inhibits context restoring of Push Constant (3DSTATE_CONSTANT_*) commands. Push Constant commands are only considered as Indirect State Pointers. Once ISP is issued in a context, SW must initialize by programming push constant commands for all the shaders (at least to zero length) before attempting any rendering operation for the same context.	HSW
Project:	All										
Format:	Enable										
Description	Project										
At the completion of the post-sync operation associated with this pipe control packet, the indirect state pointers in the hardware are considered invalid; the indirect pointers are not saved in the context. If any new indirect state commands are executed in the command stream while the pipe control is pending, the new indirect state commands are preserved.											
Using Invalidate State Pointer (ISP) only inhibits context restoring of Push Constant (3DSTATE_CONSTANT_*) commands. Push Constant commands are only considered as Indirect State Pointers. Once ISP is issued in a context, SW must initialize by programming push constant commands for all the shaders (at least to zero length) before attempting any rendering operation for the same context.	HSW										
8	Notify Enable <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If ENABLED, a Sync Completion Interrupt will be generated (if enabled by the MI Interrupt Control registers) once the sync operation is complete. See Interrupt Control Registers in Memory Interface Registers for details.</p>	Project:	All	Format:	Enable						
Project:	All										
Format:	Enable										
7	Pipe Control Flush Enable <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>Enable</td></tr></table> <p>If ENABLED, the PIPE_CONTROL command will wait until all previous writes of immediate data from post sync circles are complete before executing the next command.</p>	Project:	HSW	Format:	Enable						
Project:	HSW										
Format:	Enable										
6	Reserved <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW								
Project:	HSW										
5	DC Flush Enable <table border="1"><tr><td>Project:</td><td>HSW</td></tr></table>	Project:	HSW								
Project:	HSW										



PIPE_CONTROL

		<table border="1"><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Setting this bit enables flushing of the L3\$ portions that caches DC writes.</td></tr><tr><td colspan="2" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="2">DC Flush (L3 Flush) by default doesn't result in flushing/invalidating the IA Coherent lines from L3\$, however this can be achieved by setting control bit "Pipe line flush Coherent lines" in "L3SQCREG4" register.</td></tr></table>	Format:	Enable	Setting this bit enables flushing of the L3\$ portions that caches DC writes.		Programming Notes		DC Flush (L3 Flush) by default doesn't result in flushing/invalidating the IA Coherent lines from L3\$, however this can be achieved by setting control bit " Pipe line flush Coherent lines " in "L3SQCREG4" register.																			
Format:	Enable																											
Setting this bit enables flushing of the L3\$ portions that caches DC writes.																												
Programming Notes																												
DC Flush (L3 Flush) by default doesn't result in flushing/invalidating the IA Coherent lines from L3\$, however this can be achieved by setting control bit " Pipe line flush Coherent lines " in "L3SQCREG4" register.																												
4	VF Cache Invalidation Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of VF address based cache at the top of the pipe i.e. at the parsing time.</td></tr></table>	Project:	All	Format:	Enable	Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of VF address based cache at the top of the pipe i.e. at the parsing time.																					
Project:	All																											
Format:	Enable																											
Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of VF address based cache at the top of the pipe i.e. at the parsing time.																												
3	Constant Cache Invalidation Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the constant cache at the top of the pipe i.e. at the parsing time.</td></tr></table>	Project:	All	Format:	Enable	Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the constant cache at the top of the pipe i.e. at the parsing time.																					
Project:	All																											
Format:	Enable																											
Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the constant cache at the top of the pipe i.e. at the parsing time.																												
2	State Cache Invalidation Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the L1 and L2 state caches at the top of the pipe i.e. at the parsing time.</td></tr></table>	Project:	All	Format:	Enable	Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the L1 and L2 state caches at the top of the pipe i.e. at the parsing time.																					
Project:	All																											
Format:	Enable																											
Setting this bit is independent of any other bit in this packet. This bit controls the invalidation of the L1 and L2 state caches at the top of the pipe i.e. at the parsing time.																												
1	Stall At Pixel Scoreboard	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr><tr><td colspan="2">Defines the behavior of PIPE_CONTROL command at the pixel scoreboard.</td></tr><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr><tr><td>0h</td><td>Disable</td><td>Stall at the pixel scoreboard is disabled.</td><td>All</td></tr><tr><td>1h</td><td>Enable</td><td>Stall at the pixel scoreboard is enabled.</td><td>All</td></tr><tr><td colspan="4" style="text-align: center;">Programming Notes</td></tr><tr><td colspan="4">This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries. This bit is ignored if Depth Stall Enable is set. Further the render cache is not flushed even if Write Cache Flush Enable bit is set.</td></tr></table>	Project:	All	Format:	Enable	Defines the behavior of PIPE_CONTROL command at the pixel scoreboard.		Value	Name	Description	Project	0h	Disable	Stall at the pixel scoreboard is disabled.	All	1h	Enable	Stall at the pixel scoreboard is enabled.	All	Programming Notes				This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries. This bit is ignored if Depth Stall Enable is set. Further the render cache is not flushed even if Write Cache Flush Enable bit is set.			
Project:	All																											
Format:	Enable																											
Defines the behavior of PIPE_CONTROL command at the pixel scoreboard.																												
Value	Name	Description	Project																									
0h	Disable	Stall at the pixel scoreboard is disabled.	All																									
1h	Enable	Stall at the pixel scoreboard is enabled.	All																									
Programming Notes																												
This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries. This bit is ignored if Depth Stall Enable is set. Further the render cache is not flushed even if Write Cache Flush Enable bit is set.																												
0	Depth Cache Flush Enable	<table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>Enable</td></tr></table>	Project:	All	Format:	Enable																						
Project:	All																											
Format:	Enable																											



PIPE_CONTROL

		<p>Setting this bit enables flushing (i.e. writing back the dirty lines to memory and invalidating the tags) of depth related caches. This bit applies to HiZ cache, Stencil cache and depth cache.</p> <table border="1"><thead><tr><th>Value</th><th>Name</th><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>0h</td><td>Flush Disabled</td><td>Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.</td><td>All</td></tr><tr><td>1h</td><td>Flush Enabled</td><td>Depth relates caches (HiZ, Stencil and Depth) are flushed.</td><td>All</td></tr></tbody></table> <p>Programming Notes</p> <p>Ideally depth caches need to be flushed only when depth is required to be coherent in memory for later use as a texture, source or honoring CPU lock. This bit should be DISABLED for End-of-pipe (Read) fences, PS_DEPTH_COUNT or TIMESTAMP queries.</p>	Value	Name	Description	Project	0h	Flush Disabled	Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.	All	1h	Flush Enabled	Depth relates caches (HiZ, Stencil and Depth) are flushed.	All
Value	Name	Description	Project											
0h	Flush Disabled	Depth relates caches (HiZ, Stencil and Depth) are NOT flushed.	All											
1h	Flush Enabled	Depth relates caches (HiZ, Stencil and Depth) are flushed.	All											
2	31:2	<p>Address</p> <table border="1"><tr><td>Project:</td><td>HSW</td></tr><tr><td>Format:</td><td>GraphicsAddress[31:2]U32</td></tr></table> <p>If Post Sync Operation is set to 1h ([DevHSW]: LRI Post-Sync Operation must be clear): Bits 31:3 specify the QW address of where the Immediate Data following this DW in the packet to be stored. Bit 2 MBZ Ignored if "No Write" is selected in Post-Sync Operation: If LRI Post-Sync Operation is set: Bits 22:2 (Bits 31:23 are reserved MBZ) specify the MMIO offset destination for the data in the Immediate Data Low (DW3) field. Only DW writes are valid.</p>	Project:	HSW	Format:	GraphicsAddress[31:2]U32								
Project:	HSW													
Format:	GraphicsAddress[31:2]U32													
<p>Reserved</p> <table border="1"><tr><td>Format:</td><td>MBZ</td></tr></table>	Format:	MBZ												
Format:	MBZ													
3 Project: DevHSW	31:0	<p>Immediate Data</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the Lower DWord value to be written to the targeted location. Only valid when Post-Sync Operation is 1h (Write Immediate Data) or LRI Post-Sync Operation is set. Ignored if Post-Sync Operation is "No write", "Write PS_DEPTH_COUNT" or "Write TIMESTAMP".</p> <p>Programming Notes</p> <p>This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.</p>	Project:	All	Format:	U32								
Project:	All													
Format:	U32													
<table border="1"><tr><td>Programming Notes</td><td>Project</td></tr><tr><td>This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.</td><td>HSW</td></tr></table>	Programming Notes	Project	This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.	HSW										
Programming Notes	Project													
This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.	HSW													
4 Project: DevHSW	31:0	<p>Immediate Data</p> <table border="1"><tr><td>Project:</td><td>All</td></tr><tr><td>Format:</td><td>U32</td></tr></table> <p>This field specifies the Upper DWord value to be written to the targeted location. Only valid when Post-Sync Operation is 1h (Write Immediate Data) Ignored if Post-Sync Operation is "No write", "Write PS_DEPTH_COUNT", "Write TIMESTAMP" or "LRI Post Sync Opeation".</p> <p>Programming Notes</p>	Project:	All	Format:	U32								
Project:	All													
Format:	U32													
<table border="1"><tr><td>Programming Notes</td><td>Project</td></tr></table>	Programming Notes	Project												
Programming Notes	Project													



PIPE_CONTROL

	This field should be programmed to 0 when Post-Sync Operation is set to Write PS Depth Count or Write Timestamp.	HSW
--	--	-----



3DPRIMITIVE

3DPRIMITIVE		
Project:	HSW	
Source:	RenderCS	
Length Bias:	2	
<p>The 3DPRIMITIVE command is used to submit 3D primitives to be processed by the 3D pipeline. Typically the processing results in rendering pixel data into the render targets, but this is not required.</p> <p>The parameters passed in this command are forwarded to the Vertex Fetch function. The Vertex Fetch function will use this information to generate vertex data structures and store them in the URB. These vertices are then passed down the 3D pipeline.</p>		
Programming Notes		Project
If the threads spawned by this command are required to observe memory writes performed by threads spawned from a previous command, software must precede this command with a command that performs a (preferably pipelined) memory flush (e.g., 3D_PIPECONTROL).		
If the GS is enabled and the input topology is TRILIST_ADJ or TRISTRIP_ADJ with this 3DPRIMITIVE command, a PIPE_CONTROL command with the post sync operation enabled with a store data write immediate must be programmed and dispatched after this 3DPRIMITIVE command. Otherwise the GS state changes after this 3DPRIMITIVE command may get dropped.		HSW
If resource streamer is enabled and RS_PREEMPT_DEBUG(0x20DC bit 0) is not set, an MI_RS_STORE_DATA_IMM with Resource Streamer Flush set must be programmed prior to a 3DPRIMIVE command.		HSW
SW must explicitly program stalling PIPE_CONTROL flush command with DC Flush Enable and CS Stall bits set prior to 3DPRIMITIVE command with <ul style="list-style-type: none">• "UAV Coherency Required" AND• UAV Access Enabled for any of the units VS, HS, DS, or GS		HSW
DWord	Bit	Description
0	31:29	Command Type
		Default Value: 3h GFXPIPE
		Format: OpCode
	28:27	Command SubType
		Default Value: 3h GFXPIPE_3D
		Format: OpCode
	26:24	3D Command Opcode



3DPRIMITIVE

		Default Value: Format:	3h 3DPRIMITIVE OpCode
23:16	3D Command Sub Opcode	Default Value: Format:	0h 3DPRIMITIVE OpCode
15:11	Reserved	Format:	MBZ
10	Indirect Parameter Enable	Format:	Enable
	If set, the values in DW 2-5 are ignored and replaced by the current values of the corresponding 3DPRIM_xxx MMIO registers:	<ul style="list-style-type: none">• 3DPRIM_VERTEX_COUNT (instead of DW2: VertexCountPerInstance)• 3DPRIM_START_VERTEX (instead of DW3: StartVertexLocation)• 3DPRIM_INSTANCE_COUNT (instead of DW4: InstanceCount)• 3DPRIM_START_INSTANCE (instead of DW5: StartInstanceLocation)• 3DPRIM_BASE_VERTEX (instead of DW6: BaseVertexLocation)	
	Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.		
9	UAV Coherency Required	Project: Format:	DevHSW+ U1
	SW will be required to set this bit if there is the possibility of sharing a UAV from a previous 3DPRIMITVE command. If set, this command may cause a flush due to UAV coherency requirements. If none of the shaders have UAV access enabled, then this bit is ignored.		
8	Predicate Enable	Format:	Enable
	If set, this command is executed (or not) depending on the current value of the MI Predicate internal state bit. This command is ignored only if PredicateEnable is set and the Predicate state bit is 0.		
7:0	DWord Length	Default Value: Format:	5h Excludes DWord (0,1) =n Total Length - 2
1	31:10	Reserved	Format: MBZ
	9	End Offset Enable	



3DPRIMITIVE

		Format:	Enable										
		<table border="1"> <thead> <tr> <th>Description</th> <th>Project</th> </tr> </thead> <tbody> <tr> <td>If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply: <ul style="list-style-type: none"> • VB0 must be enabled for use • VertexAccessType = SEQUENTIAL • Start Vertex Location = 0 • Start Instance Location = 0 • Base Vertex Location = 0 </td><td></td></tr> <tr> <td>[DevHSW]: One added restriction applies: <ul style="list-style-type: none"> • [DevHSW]: Instance Count = 1 </td><td>HSW</td></tr> <tr> <td colspan="3">Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done). If clear, End Offset is ignored. Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.</td><td></td></tr> </tbody> </table>		Description	Project	If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply: <ul style="list-style-type: none"> • VB0 must be enabled for use • VertexAccessType = SEQUENTIAL • Start Vertex Location = 0 • Start Instance Location = 0 • Base Vertex Location = 0 		[DevHSW]: One added restriction applies: <ul style="list-style-type: none"> • [DevHSW]: Instance Count = 1 	HSW	Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done). If clear, End Offset is ignored. Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.			
Description	Project												
If set, the Vertex Count Per Instance field is IGNORED, and the VB0ENDOFFSET register is used to indirectly specify the vertex count by defining the amount of valid data in VB0. The following restrictions apply: <ul style="list-style-type: none"> • VB0 must be enabled for use • VertexAccessType = SEQUENTIAL • Start Vertex Location = 0 • Start Instance Location = 0 • Base Vertex Location = 0 													
[DevHSW]: One added restriction applies: <ul style="list-style-type: none"> • [DevHSW]: Instance Count = 1 	HSW												
Vertices are output until EndOffset is reached or exceeded in VB0. If EndOffset is reached or exceeded within the data associated with a vertex, that vertex is considered incomplete and will not be output. Partial objects will be discarded (as is normally done). If clear, End Offset is ignored. Indirect Parameter Enable and End Offset Enable must not be ENABLED at the same time, or behavior is UNDEFINED.													
8	Vertex Access Type This field specifies how data held in vertex buffers marked as VERTEXDATA is accessed by Vertex Fetch.	<table border="1"> <thead> <tr> <th>Value</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>SEQUENTIAL</td> <td>VERTEXDATA buffers are accessed sequentially if End Offset Enable is ENABLED.</td> </tr> <tr> <td>1h</td> <td>RANDOM</td> <td>VERTEXDATA buffers are accessed randomly via an index obtained from the Index Buffer.</td> </tr> </tbody> </table>		Value	Name	Description	0h	SEQUENTIAL	VERTEXDATA buffers are accessed sequentially if End Offset Enable is ENABLED.	1h	RANDOM	VERTEXDATA buffers are accessed randomly via an index obtained from the Index Buffer.	
Value	Name	Description											
0h	SEQUENTIAL	VERTEXDATA buffers are accessed sequentially if End Offset Enable is ENABLED.											
1h	RANDOM	VERTEXDATA buffers are accessed randomly via an index obtained from the Index Buffer.											
7:6	Reserved	Format:	MBZ										
5:0	Primitive Topology Type Format: 3D Prim Topo Type See table below for encoding, see 3D Overview for diagrams and general comments This field specifies the topology type of 3D primitive generated by this command. Note that a single primitive topology (list/strip/fan/etc.) can contain a number of basic objects (lines, triangles, etc.).												
2	31:0	Vertex Count Per Instance											



3DPRIMITIVE

		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U32 Count of vertices</td></tr> </table> <p>This field specifies how many vertices are to be generated for each instance of the primitive topology. If End Offset Enable is clear: Format = U32 count of vertices Range = [0, 2^32-1] (upper limit probably constrained by VB size) Ignored if End Offset Enable or Indirect Parameter Enable is ENABLED.</p>	Format:	U32 Count of vertices										
Format:	U32 Count of vertices													
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; padding: 2px;">Programming Notes</td></tr> </table> <ul style="list-style-type: none"> • This per-instance value should specify a valid number of vertices for the primitive topology type. E.g., for 3DPRIM_TRILIST_ADJ, this field should specify a multiple of 6 vertices. However, in cases where too few or too many vertices are provided, the unused vertices will be silently discarded by the pipeline. • A 0 value in this field effectively makes the command a 'no-operation'. 	Programming Notes											
Programming Notes														
3	31:0	<p>Start Vertex Location</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U32 structure index</td></tr> </table> <p>This field specifies the "starting vertex" for each instance. This allows skipping over part of the vertices in a buffer if, for example, a previous 3DPRIMITIVE command had already drawn the primitives associated with the earlier entries. For SEQUENTIAL access, this field specifies, for each instance, a starting structure index into the vertex buffers For RANDOM access, this field specifies, for each instance, a starting index into the Index Buffer.</p>	Format:	U32 structure index										
Format:	U32 structure index													
		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="text-align: center; padding: 2px;">Programming Notes</td></tr> </table> <ul style="list-style-type: none"> • Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0). • Must be set to 0 if End Offset Enable is ENABLED. • Ignored if Indirect Parameter Enable is ENABLED 	Programming Notes											
Programming Notes														
4	31:0	<p>Instance Count</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 2px;">Format:</td><td style="padding: 2px;">U32 Count of instances</td></tr> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Description</th><th style="text-align: center; padding: 2px;">Project</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed. Ignored if Indirect Parameter Enable is ENABLED.</td><td style="padding: 2px;"></td></tr> <tr> <td style="padding: 2px;">Must be set to 1 if End Offset Enable is ENABLED.</td><td style="text-align: center; padding: 2px;">HSW</td></tr> </tbody> </table> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center; padding: 2px;">Value</th><th style="text-align: center; padding: 2px;">Name</th></tr> </thead> <tbody> <tr> <td style="padding: 2px;">[0,xFFFFFFFFh]</td><td style="padding: 2px;"></td></tr> </tbody> </table>	Format:	U32 Count of instances	Description	Project	This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed. Ignored if Indirect Parameter Enable is ENABLED.		Must be set to 1 if End Offset Enable is ENABLED.	HSW	Value	Name	[0,xFFFFFFFFh]	
Format:	U32 Count of instances													
Description	Project													
This field specifies the number of instances by which the primitive topology is to be regenerated. A value of 0 indicates "no instances" (no-op operation). A value of 1 effectively specifies "non-instanced" operation, though vertex buffers will still be used to provide instance data, if so programmed. Ignored if Indirect Parameter Enable is ENABLED.														
Must be set to 1 if End Offset Enable is ENABLED.	HSW													
Value	Name													
[0,xFFFFFFFFh]														
5	31:0	<p>Start Instance Location</p>												



3DPRIMITIVE

		<table border="1"><tr><td>Format:</td><td>U32 structure index</td></tr></table>	Format:	U32 structure index				
Format:	U32 structure index							
		<table border="1"><thead><tr><th>Description</th><th>Project</th></tr></thead><tbody><tr><td>This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.</td><td>HSW</td></tr><tr><td>Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.</td><td></td></tr></tbody></table>	Description	Project	This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.	HSW	Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.	
Description	Project							
This field specifies the "starting instance" for the command as an initial structure index into INSTANCEDATA buffers.	HSW							
Subsequent instances will access sequential instance data structures, as controlled by the Instance Data Step Rate.								
		<table border="1"><tr><th>Programming Notes</th></tr><tr><td><ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.</td></tr></table>	Programming Notes	<ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.				
Programming Notes								
<ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.								
Base Vertex Location								
<table border="1"><tr><td>Format:</td><td>S31 index structure bias</td></tr></table>			Format:	S31 index structure bias				
Format:	S31 index structure bias							
This field specifies a signed bias to be added to values read from the index buffer. This allows the same index buffer values to access different vertex data for different commands. This field applies only to RANDOM access mode. This field is ignored for SEQUENTIAL access mode, where there Start Vertex Location can be used to specify different regions in the vertex buffers.								
<table border="1"><tr><th>Programming Notes</th></tr><tr><td><ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.</td></tr></table>			Programming Notes	<ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.				
Programming Notes								
<ul style="list-style-type: none">Access of any data outside of the valid extent of a vertex or index buffer will return the value 0 (i.e., appears as if the data stored at the invalid location was 0).Must be set to 0 if End Offset Enable is ENABLED.Ignored if Indirect Parameter Enable is ENABLED.								