Middleware for data transport on Xilinx ZYNQ, MSc Thesis at TUC
The project comprises the following parts:
- A Vivado hardware design for Zedboard
- Some HLS image processing cores
- A Linux 4.x+ kernel driver
- A user-space library (libzdma)
- A sample application
Documentation is not here yet.