

Term Evaluation (Odd) Semester Examination September 2025

Roll no....

Name of the Course: B. Tech(CSE) Semester: IIIrd Name of the Paper: Logic Design & Computer Organization Maximum Marks: 50 Paper Code: TCS 308 Time: 1.5 hour Note: Answer all the questions by choosing any one of the sub-questions (1) (ii) Each question carries 10 marks. (10 Marks) Q1. a. Minimize the 5-variable function $F(A,B,C,D,E) = \sum m(1,3,7,11,15,16,17,19,23,27,31) + d = \sum m(2,6,10,14)$ (CO1) using K-maps. OR (CO1) b. Design a 4 bit binary adder- subtractor. (10 Marks) Q2. a. Realize the function $F(A,B,C) = AB + \overline{C}$ using NAND and NOR gates. (CO1) b. Design the Boolean expression $F(A,B,C)=\Sigma m(1,3,6,7)$ by using 4X1 MUX and 2X1MUX. (CO1) (10 Marks) O3. (CO1) a. Implement 2bit X 2bit binary Multiplier. b. Using a 3×8 decorler, implement the two functions: $F1(A,B,C)=\Sigma m(1,2,5,7)$ and $F2(A,B,C)=\Sigma m(0,3,4,6)$. (CO1) (10 Marks) O4. a. Explain the difference between a) Latch and Flip flop b) combinational and sequential circuits. (CO2) b. Design a T flip-flop using a JK flip-flop. Derive the logic equation and draw the circuit diagram. (CO2)

Q5.

a. Derive the characteristic equation and truth table of a D flip-flop. Show how it avoids the invalid state of an SR flip-flop. (CO₂)

OR

b. Derive the characteristic equations of SR, JK, D, and T flip-flops from their truth tables. (CO2)